cuit involves many steps such as logic design and simulation, chip design is corrected, fabricated, and tested. The process circuit design, layout design, simulation, fabrication and test- stops when the chip meets its functional specifications defined ing (1). A VLSI circuit chip either to be marketed or put in at the system level. some application has to be tested to locate defects and malfunctions. Testing in the context of digital systems is defined to be the process by which a defect in the system can be exposed. This is done by observing the response of a digital system to an input stimulus. If the expected response of the system is known, then the device that is being tested is determined to be defective or otherwise by comparing the actual response with the expected response. A failure detected in testing can be described as a lack of expected performance. An instance of an incorrect operation of a digital system or a component may be defined to be an error. An error observed by an automatic testing equipment (ATE) for testing digital systems implies incorrect binary value. The cause of error may be improper design (design error), imperfect manufacturing process (fabrication error), or failures due to wear-out of components (physical failure). The cause of an error is called the *fault.* A fault which can change the logic value on a line in the circuit from logic 0 to logic 1 or vice versa is called a *logic fault.* Logical faults in a digital circuit can be detected and located by the application of digital stimulus vectors and observing the response. Thus for testing a digital system implemented in a VLSI circuit, we need a set of stimulus vectors which are forced on the input pins of the VLSI circuit. The expected output response from the system is then used to compare with the actual response of the VLSI circuit being tested (2,3). If the comparison shows any discrepancies, the testing process is carried over to diagnosis stage, where the faults are located on the chip. The corresponding parts are then modified and the chip is refabricated incorporating the modifications. Figure 1 shows the hierarchy of processes of a typical VLSI circuit development which includes testing.

The design of a system or subsystem on a silicon chip begins with its functional specification as shown in Fig. 1. These specifications are converted into a layout design in a particu- **Figure 1.** Hierarchy of processes in VLSI Chip development. (Relar technology [e.g., complementary metal-oxide-semiconduc- printed with the permission of IEEE and of Gordon and Breach Pubtor (CMOS) technology] in a top-down design approach (1) in- lishers.)

volving abstraction at different levels. In hierarchy of a typical chip design process, two intermediate levels in the design abstraction are designs at the logic and circuit levels. Digital simulations are done both at the logic and circuit levels to verify the logic design and performance. The circuit level design is converted into a layout design for the patterning process on silicon. The SPICE (Simulation Program with Integrated Circuit Emphasis) (4) netlist is extracted from the chip layout which includes parasites such as node capacitances. The modification is done to the extracted netlist to include device models and input test vectors. This netlist is simulated using SPICE simulator for the chip performance. The SPICE simulated results are compared with specifications defined at the system level. In case of any discrepancy, appropriate modifications are incorporated in logic and/or circuit designs to meet the design specifications.

The chip is fabricated using the layout design information as an input and tested for its performance using the developed test programs. The type and nature of faults are determined if the design does not meet specifications. The fault **INTEGRATED SOFTWARE** may be related either to the process technology or the design. Depending on the type and nature of the fault, the informa-The development of a very large scale integrated (VLSI) cir- tion is fed to the fabricator and/or the layout designer. The





nary input parameters and corresponding generated output response by the simulator are termed *input* and *output* vectors. The vectors needed for testing are thus generated by simulation, but these vectors are in a format specific to the simulator used. The tester may need them in a different format with additional information such as clocking information. All these needs are to be provided by the testing engineer. This process consumes time and is error-prone since human factor is involved.

The design automation and testing process of a VLSI circuit through an interface between a simulator and a design verification system enhances the efficiency of testing since the involvement of human factor is greatly reduced. The automation of testing process also reduces the time consumed since the test program for the VLSI tester is generated by the interface. The present work involves integration of the simulation stage of design of a VLSI circuit and its testing stage (5,6). The SPICE simulator, TEK LV500 ASIC Design Verification System, and TekWAVES, a test program generator for LV500, were integrated. A software interface in "C" language in UNIX ''solaris1.x'' environment has been developed between SPICE and the testing tools (TekWAVES and LV500). A graphical user interface has also been developed with OPENWINDOW'S using Xview toolkit. As an example, a twophase clock generator circuit has been considered and usefulness of the software demonstrated.

## **SOFTWARE INTERFACE DEVELOPMENT**

Figure 3 shows the data flow diagram of the present work which integrates the SPICE simulator, TEK LV500 ASIC Design Verification System, and TekWAVES. The input pulses needed are taken from input files of SPICE simulator, and output pulses are extracted from SPICE output. All formats **Figure 3.** Data flow diagram. (Reprinted with the permission of of input vectors that result in generation of digital pulses are IEEE and of Gordon and Breach Publishers.)

converted into EWAV (event wave) format. The output pulses corresponding to various output nodes specified in SPICE input file are found in SPICE output file and are converted into EWAV format.

# **CAD Tools Selected for Integration**

**Figure 2.** VLSI circuit simulation. The design verification system consists of "TEK LV500 ASIC Design Verification System'' and ''TekWAVES,'' respectively. Figure 2 shows a typical VLSI circuit stimulation process.<br>
The LV500 is a stand-alone design verification tester for applications and the nelision tract The input stimulation process. The input structure argive to a Simu



# **428 INTEGRATED SOFTWARE**

it, and generates the expected output vectors that are printed EWAV file format section. into an output file, generated in the process. Two versions The legal directions possible are input, output, and bidir. ferent format. The output file of SPICE3e.1, is called rawfile. signal of the bidir direction are both force and compare. Tables 1 and 2 show the format of input–output files. The path statement is inside the curly braces of a signal

The EWAV file format is an ASCII format for event files for ment is logic simulators and testers. The EWAV file format has three pactions. The first section is the "environment" section, the second section is the "signal declaration" section, and the final<br>is the "event data" section. The input and output signals of<br>the VLSI circuit in hand are declared in the signal declaration<br>section. The event data section

# **The Environment Section**

signal name\_of\_the\_signal directionality

such as an EWAV file version, the data created, the time created, the creator, the intended destination, and finally the 1020@ 1,1011 4, HLHHHLH; timescale. Any other information than version and timescale is optional. The timescale statement defines the units of the This example says that the second and fifth signals have ones digit for the event time found in each vector in the event changed at time 1020. data section of the EWAV file. An example of the timescale A marker in the event data section is a comment. It is a statement is shown in the example EWAV file in Table 3. A way to notate some interesting thing about the data in a way default timescale of 1 ps is assumed if timescale is not spec- that may be kept after the EWAV file has been transferred ified. into another file format. C-style comments which are embed-

tion is a list of signal definitions. The order of the signal declarations is significant. The event data are grouped in the marker "read cycle starts" same order as the signal definitions.

The simulation tool SPICE is most commonly used for cir- A signal definition has a signal name, an optional bit specicuit simulation. It takes the input vectors and the netlist ex- fication, a direction, an optimal path, and finally an optional tracted from an integrated circuit layout, in a code specific to bi-directional reference. Refer to the EWAV file format in the

of SPICE (SPICE2G.6 and SPICE3e.1) are considered in the Data for a signal of the input direction are forced into the present work. SPICE3e.1 takes the input file in the same for- device under test (DUT). Data for a signal of the output direcmat as that of SPICE2G.6, but prints out the output in a dif- tion are compared with the results from the DUT. Data for a

statement. It enables us to include the hierarchical path **The FWAV File Format name as part of name of the signal.** An example path state-

$$
\mathrm{path} = \mathrm{``/cpu/cell12''}
$$

# reference read {polarity=positive}

**The Event Data Section.** The event data section has three version (required)<br>date (optional) types of statements. They are timestamped data vector,<br>timestamped signal change list, and markers. timestamped signal change list, and markers.

time (optional) Each timestamped vector contains the time (in timescale the creator (optional) units) when the change occurred. The time is followed by a<br>the intended destination (optional) colon. Following the colon is a list of binary values for the<br>timescale (optional, but 1ps is the defaul ample timestamped data vector is **The Signal Declaration Section**

## 100: 1011 LHLLHLH;

path (optional) The timestamped signal change list notates small changes in polarity (optional) data vectors in more compact fashion. It allows only signals with changes to be listed. It has a timestamp, in timescale  $\{$ units, followed by an at-sign (@).

**Each signal data change in the signal change list is no- The Event Data Section** tated with a signal key followed by a comma (.) and then the data for the signal. A signal key is the order number that a timestamp: event data; (for timestamped data vectors) signal appears in the signal declaration section (8). The key timestamp@ event data with signal keys specif the mestamp@ event data with signal keys specified for of the first signal would be 0, the key of the next signal would changed signals: (for timestamped signal change list) be 1 and so on There may be any number of key d be 1, and so on. There may be any number of key-data pairs on the line of the signal change list. A semicolon (;) follows **The Environment Section.** This section contains information the last key-data pair. An example of a signal change list is

ded within /\* and\*/ are generally removed by most transla-**The Signal Declaration Section.** The signal declaration sec-<br>in is a list of signal definitions. The order of the signal dec-<br>cess. An example of a marker statement is

# **Table 1. SPICE2G.6 Output File**



## **430 INTEGRATED SOFTWARE**

**Pin Directionality in EWAV.** The data for signals with direc- **Key Stages of the Software Interface** tion inputs is either a 1 for high, a 0 for low, a "z" for high<br>impedance, or an "x" for unknown. The data for signals with<br>the direction output is either an "H" for high, an "L" for low,<br>a "T" for high impedance, or an " output signal format depending on whether the signal is used for force or for compare. The input files (SPICE input and SPICE output for force or for compare.

## **Table 2. SPICE3e.1 Output File**



files) and locate the statements in the SPICE code that give rise to generation of input vectors. The input file format of the SPICE simulation is described below.

```
*Title line: SPICE Input File Format
vdd 1 0 DC 5
vin1 2 0 pulse (v1, v2, td, tr, tf, pw, per)...............other statements................
vin2 3 0 pwl (t1, v1, t2, v2, t3, v3,.........)
....other piecewise linear (pwl) statements....
The extracted netlist goes here .........
.tran time step end time start time
.print output nodes (for SPICE2G.6)
.save output nodes (for SPICE3e.1)
.end
```
PULSE and piecewise linear (PWL) statements, which are followed by the specifications for the pulses to be generated, are the statements considered in reading the input files.

2. Locate PULSE statements and extract the relevant information which includes the pulse width (pw), period (per), and starting voltage  $(v1)$  for the vector and the generation of pulses—for example, PULSE (v1, v2, td, tf, pw, per).

It is to be noted that the risetime (tr) and falltime (tf) values in the PULSE statement are ignored. This is due to the fact that in the testing of an integrated circuit using TekWAVES and LV500, digital stimulus vectors are given as an input and hence the risetime and falltime for these pulses are taken as zero.

- 3. Locate PWL statements and extract the relevant information, that is, the time instances and the voltage values at these instances required for the generation of pulses—for example, PWL  $(t1, v1, t2, v2, \ldots)$ .
- 4. Generate input pulses using the parameters in PULSE statements.
- 5. Generate pulses using the parameters in the PWL statements.
- 6. Locate the output nodes in SPICE input file.

The statement .PRINT in the SPICE2G.6 code has been utilized for the purpose of locating output nodes, the reasons being that the statement prints out the voltage values for the nodes specified, as against the line printer plots printed out by .PLOT statement. In the case of SPICE3e.1, .SAVE statement is used to locate the output pulses, since .SAVE statement gives rise to the generation of output vectors in SPICE3e.1.

- 7. Generate the simulated output vectors using the data in SPICE output file.
- 8. Print the input and output in EWAV format.

**Table 3. EWAV File**



The output file is shown as EWAV file in Table 3. The parameter, for example the timescale, is printed first into an output file (with an extension .ewy). The default time scale for  $\frac{1}{2}$  and SPICE2G.6 and SPICE3e.1 us TekWAVES in EWAV format is picoseconds. The time scale is detected from the time instances specified in the PULSE and and Spice3 - b input file - r rawfile for SPICE3e.1 piecewise linear (PWL) statements, and it is printed into the

The input and output nodes are printed along with the specification of the direction of node (input, output, or bi-di- File), respectively. rectional). The time instances and pulses corresponding to 6. The SPICE input file and each of the SPICE output files

WAVES. All the necessary steps including generating cycle boundaries, extracting time sets, pin number allocation, LV500 resource allocation, rules check, and finally the wire The first section of EWAV file generated in Table 3 is the guide processing are followed with the help of TekWAVES environment section in which the data, time and intended software, in order to extract the test program necessary for destination are optional, but the version at the beginning and LV500. the time scale at the end of the section are required. The

# **INTEGRATED SOFTWARE** 431

The data file containing test vectors in EWAV format is transferred to LV500 through a network communication (ethernet). The chip to be tested is mounted on LV500. The input vectors are passed to the integrated circuit under test. The output digital pulses obtained from the integrated circuit are compared with the simulated output pulses that are present in the test program. The differences between these two are found and reported.

# **IMPLEMENTATION FOR VLSI CHIP DESIGN VERIFICATION**

The input vectors to test logic devices can be obtained from their corresponding truth tables. The input vectors can also be generated from the behavioral testing of digital circuits (9,10) at a high level of abstraction, which includes fault modeling. This test generation method is basically split into four phases: manifestation phase, sensitization phase, propagation phase, and justification phase. The sensitization and justification sequences constitute the test pattern. However, the present work uses input vectors which could be obtained either from the truth table of a logic device under test or from other test pattern generation techniques. As an example, a two-phase nonoverlapping clock generator circuit shown in Fig. 4 is taken as a test case. The steps followed in the implementation of the interface software developed are as follows:

- 1. The circuit is designed at gate level and then at transistor level in CMOS technology. Figure 4 shows the transistor level diagram.
- 2. A layout is drawn for the circuit in CMOS technology (11) in MAGIC, a layout editor. A layout can also be drawn by other VLSI CAD tools.
- 3. The netlist of the circuit is extracted from the layout using the netlist extractor of the layout editor.
- 4. The input stimulus vectors, in SPICE format, are added to the EXTRACT. The SPICE input file is thus created and is shown in Table 1 (input listing from SPICE2G.6 Output File).

For the example shown in Fig. 4, the test vectors were generated from the truth table of a two-phase clock generator and were specified in both the PULSE and PWL formats of SPICE simulator.

Spice input file output file for SPICE2G.6

EWAV file if the time scale is not in picoseconds. The output files of the simulation are shown in Tables<br>The input and output podes are printed along with the 1 and 2 (SPICE2G.6 Output File and SPICE3e.1 Output

these time instances are printed according to EWAV format. (one at a time) are given now as inputs to the software The vectors in EWAV format are given as an input to Tek-<br>AVES. All the necessary steps including generating cycle which are shown as EWAV file in Table 3.



**Figure 4.** Transistor level diagram of a CMOS two-phase nonoverlapping clock generator.

timescale, if not specified, default to "1 picosecond." The sec- **ACKNOWLEDGMENTS** ond section shows the list of input and output signals along with the respective polarities. The third section provides the The author acknowledges the IEEE and Gordon and Breach

## **ADVANTAGES OF THE INTERFACE**

The interface developed between a simulator and design veri-<br>fication system enhances the efficiency of testing by reducing<br>the involvement of human factor. The test engineer now does<br>not need to feed the test vectors by h tion is generated by the interface. Thus, the interface reduces VLSI, *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,* the time consumed in design verification of digital systems. **CAD-4**: 336–349, 1985.

mat of test vectors and including the clocking information in *sion 2G.0 Us*<br>the test general separate dense from the case  $\mathbb{R}^n$ the test program are abstracted away from the user. The user<br>
can see the process starting from simulation to testing as a<br>
black box, providing the test vectors through simulation in<br>
the beginning and running tests on th

An interface software in "C" language has been developed to 9. E. E. Norrod, An automatic test generation algorithm for hardintegrate SPICE netlist from VLSI circuit layout (along with the test vectors) and TEK L500 ASIC Design Verification System through TekWAVES. The output generated by the soft-<br>tem through TekWAVES. The output generated by interface has been developed for its efficient use. The utility of the software has been demonstrated through the design of ASHOK SRIVASTAVA a two-phase nonoverlapping clock generator circuit. Louisiana State University

timestamps to the left and data vectors in columns to the Science Publishers for their permission to use full or part of right. articles including figures (Ref. 5 published by Gordon and Breach and Ref. 6 published by the IEEE) for the present work.

# **BIBLIOGRAPHY**

- 
- 
- 3. J. K. Ousterhout, A switch-level timing verifier for digital MOS
- By virtue of the interface, details such as changing the for-<br>
at of test vectors and including the clocking information in *sion 2G.0 User's Guide*, University of California, Berkeley, Sep-
	-
	- LV511 ASIC design verification system, in *IEEE Proc. 36th Midwest Symp. on Circuits and Systems,* 1993, pp. 673–676.
- **CONCLUSIONS** 7. *LV500 Operator's Manual,* Version 1.60, Tektronix, Inc., 1991.
	- 8. *TekWAVES 1.0 User's Guide,* Tektronix, Inc., 1991.
	-
	-
	-