FORMAL SPECIFICATION OF SOFTWARE 687

to check its correctness, while concurrency makes it difficult and too many cases to consider for correctness. Furthermore, ensuring correctness becomes even more difficult if the software is used in applications that are subject to real-time constraints. "Correctness" means that the sequence of behaviors allowed by the implementation is a subsequence of the behaviors permitted by the specification. Trivial implementations that allow an empty sequence of behaviors can be ruled out either by showing that at least one behavior is allowed by the implementation, or by showing that the implementation is equivalent to its specification with respect to behavior. There are two main schools of thought in formal software and hardware development:

- The transformational design methodology, which entails beginning with a validated high-level specification of the design and applying a sequence of correctness-preserving transformations on the specification obtaining a correct design.
- A method that entails obtaining a design independent of the high-level specification and validating the design with respect to the high-level specification.

The rest of this article is organized as follows. The section entitled ''Transformational Software Design'' discusses software development based on correctness-preserving transformations of formal specifications. In the section entitled "Formal Methods: Overview'' we give an overview of formal methods, followed by a discussion of the Prototype Verification System (PVS) in the section entitled "PVS." The difficulty in developing a formal specification is discussed in the section entitled "From Informal to Formal Specifications," followed by a brief discussion on abstraction in the section entitled ''Abstraction.'' In the section entitled ''Formal Specification Languages'' a variety of formal notations and specification formalisms are discussed. Finally some conclusions are presented in the section entitled "Conclusions."

TRANSFORMATIONAL SOFTWARE DESIGN

There have been several efforts made with regard to the specification and verification of refinements used in program development from high-level specifications. Most of the efforts involve selecting a specification formalism and then developing a notion of correctness and an associated set of transformations based on the semantics of the formalism.

The refinement calculus (1) for specifications based on Dijkstra's guarded command language and weakest precondition semantics has been formalized in HOL (2). Transformations such as data refinement and superposition have been verified to be correct. A formalization of incremental development of programs from specifications for distributed real-time **FORMAL SPECIFICATION OF SOFTWARE** systems has been worked out in PVS (3). In this formalism, an assertional method based on a compositional framework of A tremendous increase in the variety of fields in which com- classical Hoare triples is developed for stepwise refinement of

the size and concurrency in software and hardware designs The KIDS (4) system is a program derivation system. that form with a computing device. As the size and amount of High-level specifications written in a language called Refine concurrency increases, it becomes increasingly difficult to are transformed by data-type refinements and optimization raise the level of confidence in the correctness of the design. transformations (such as partial evaluation and finite differ-The size of the design makes it tedious and time-consuming encing) into a Refine program. The disadvantage of this

puters are used has brought about an immense increase in specifications into programs.

method is the quality of the design: size of code and perfor- **PVS Verification Features**

struction of the system from its components. An axiomatic of problems, such as verification of microprocessors (9,10).
approach is a property-oriented method. Typically, a small set A PVS specification is first parsed and approach is a property-oriented method. Typically, a small set A PVS specification is first parsed and type-checked. At of properties, called *axioms*, are asserted to be true, while this stage, the type of every term in t

In generic theorem-proving, the specification could be of any Verification Examples in PVS." form belonging to the logical language of the theorem-prover **Notes on Specification Notation** (a typical logical language is based on typed higher-order logic). The verification of a property proceeds by a series of In PVS specifications (shown displayed in monospace font),

 $\vdash I \Rightarrow S$

PVS

ment for specifying entities such as hardware and software *int x*; int *y*). models and algorithms and for verifying properties associated Sets are denoted by $\{\ldots\}$: They can be introduced by exwith the entities. An entity is usually specified by asserting a plicitly defining the elements of th with the entities. An entity is usually specified by asserting a small number of general properties that are known to be true. characteristic function. For example, These known properties are then used to derive other desired
properties. The process of verification involves checking rela-
tionships that are supposed to hold among entities. The $\{x: \text{integer} \mid \text{even}(x) \text{ AND } x \neq 2\}$ checking is done by comparing the specified properties of the The symbol \vert is read as *such that*, and the symbol \vert = stands entities. For example, one can compare if a register-transfer-
for *not equal* to in gener entities. For example, one can compare if a register-transfer-
level implementation of hardware satisfies the properties ex-
should be read as "set of all integers x such that x is an even pressed by its high-level specification. $\frac{1}{2}$ number and x is not equal to 2.³
PVS has been used for reasoning in many domains, such New types are introduced by it.

PVS has been used for reasoning in many domains, such New types are introduced by a key word *TYPE* followed by a sin hardware verification (9,10), protocol verification, algo-
its description as a set of values If the key as in hardware verification (9,10), protocol verification, algo-
rithm verification (11,12), and multimedia (13).
followed by any description, then it is taken as an uninterpre-

The specification language (7) features common programming
language constructs such as arrays, functions, and records. It
has built-in types for reals, integers, naturals, and lists. A
language: TYPE type is interpreted as a set of values. One can introduce new One type that is used widely in this work is the *record type.* types by explicitly defining the set of values, or indicating the A record type is like the *struct* type in the C programming set of values, by providing properties that have to be satisfied language. It is used to package objects of different types in by the values. The language also allows hierarchical structur- one type. We can then treat an object of such a type as one ing of specifications. Besides other features, it permits over- single object externally, but with an internal structure correloading of operators, as in some programming languages. Sponding to the various fields in the record.

mance. The PVS verifier (8) is used to determine if the desired properties hold in the specification of the model. The user inter-**FORMAL METHODS: OVERVIEW** acts with the verifier by way of a small set of commands. The verifier contains procedures for Boolean reasoning, arithme-Formal methods could be divided into two main categories: tic, and (conditional) rewriting. In particular, model checking property-oriented methods and model-oriented methods (5). (6) based on binary decision diagram (BDD) property-oriented methods and model-oriented methods (5). (6) based on binary decision diagram (BDD) (14,15) simplifi-
In a property-oriented method, the system under consider-cation may be invoked for Boolean reasoning. I In a property-oriented method, the system under consider- cation may be invoked for Boolean reasoning. It also features ation is specified by asserting properties of the system, min- a variety of general induction schemes ation is specified by asserting properties of the system, min- a variety of general induction schemes to tackle large-scale imizing the details of how the system is constructed. In a verification, Moreover, different verif verification. Moreover, different verification schemes can be model-oriented method, the specification describes the con- combined into general-purpose strategies for similar classes

of properties, called *axioms,* are asserted to be true, while this stage, the type of every term in the specification is unambiguously known. The verification is done in the following In model-checking (6), a typical implementation specifica-
tion is a state machine. The verification that the implementa-
annly rules on the property. Every such rule application is tion is a state machine. The verification that the implementa-
tion satisfies a property is carried out by reachability analy-
meant to obtain another property that is simpler to check. tion satisfies a property is carried out by reachability analy- meant to obtain another property that is simpler to check.
sis. The relationship that a model I satisfies a property S is The property holds if such a series sis. The relationship that a model *I* satisfies a property *S* is The property holds if such a series of applications of rules eventually leads to a property that is already known to hold. Examples illustrating the specification and verification in $I \models S$ **PVS** are described in the section entitled "Specification and

application of deduction rules such as induction. The relation- an object followed by a colon and a type indicates that the ship whereby an implementation I satisfies a property speci-
object is a constant belonging to object is a constant belonging to that type. If the colon is folfication *S* is written as lowed by the key word *VAR* and a type, then the object is a variable belonging to that type. For example,

> x: integer y: VAR integer

describes *x* as a constant of type integer and describes *y* as a The Prototype Verification System (PVS) (7,8) is an environ- variable of type integer (in C, they would be declared as *const*

Sets are denoted by $\{.\ .\ .\}$: They can be introduced by ex-

should be read as "set of all integers x, such that x is an even

followed by any description, then it is taken as an uninterpre-**PVS Specification Language** $\qquad \qquad$ ted type.
PVS Specification Language $\qquad \qquad$ Some illustrations are:

meanings: session is as follows:

```
FORALL x: p(x) closed_form :
```
means *for every* x, predicate $p(x)$ is *true* (a predicate is a func-
tion returning a Boolean type: $\{true, false\}$).

EXISTS $x: p(x)$ 2)

means *for at least a single x*, predicate $p(x)$ is *true*.
We can impose constraints on the set of values for vari-
Running step: (INDUCT ''n'')

ables inside FORALL and EXISTS as in the following example: Inducting on n , this yields 2 subgoals:

FORALL x, $(y|y = 3*x): p(x,y)$ closed_form.1 :

which should be read as *for every x and y such that y is 3 times* $\begin{array}{c} \n\text{(1)} \quad \text{sum}(0) = (0 * (0 + 1)) / 2 \\
\text{A property that is already known to hold without checking\n\end{array}$

is labeled by a name followed by a colon and the keyword
AXIOM. A property that is checked using the rules available $\frac{Running\ step}{Running\ step}$: (EXPAND ''sum'') in the verifier is labeled by a name followed by a colon and Expanding the definition of sum, this simplifies to: the keyword THEOREM. The text followed by a % in any line is a comment in PVS. We illustrate the syntax as follows: closed_form.1 :

```
ax1: AXIOM % This is a simple axiom ------- FORALL (x:nat): even(x)=x divisible_by 2 {1}0=0/2
```
th1: THEOREM % This is a simple theorem Rerunning step: (ASSERT) FORALL $(x:nat): prime(x)$ AND x / = 2 IMPLIES NOT even (x) Invoking decision procedures, this completes the proof of

We also use the terms *axiom* and *theorem* in our own explanation with the same meanings. A *proof* is a sequence of deduc-closed_form.2 : tion steps that leads us from a set of axioms or theorems to a theorem. \vert --------

We illustrate here three examples from arithmetic. The first $1)$ / 2) two examples are taken from the tutorial (16). The last example illustrates the use of a general purpose strategy to auto-
matically prove a theorem of arithmetic. The first example is
the sum of natural numbers up to some arbitrary finite num-
For the top quantifier in 1, we intr the sum of natural numbers up to some arbitrary finite num-
here in the top quantifier here is equal to $n*(n+1)/2$. The specification is encapsulated (i.1), the simplifies to: ber *n* is equal to $n*(n + 1)/2$. The specification is encapsulated in the sum THEORY. Following introduction of n as a natural closed_form.2: number nat, sum(n) is defined as a recursive function with a termination MEASURE as an identity function on n. Finally,
the THEOREM labeled closed_form is stated to be proved.
 $\{1\}$ sum(j!1) = (j!1 * (j!1 + 1)) / 2

```
BEGIN 1) + 1) / 2n: VAR nat Running step: (FLATTEN)
sum(n): RECURSIVE nat = simplifies to:
 (IF n = 0 THEN 0 ELSE n + sum(n - 1) ENDIF)
 MEASURE (LAMBDA n: n) closed_form.2 :
{1} \cdot 10 \cdot 10 = (n * (n + 1))/2 {-1} \cdot 11 = (j!1 * (j!1 + 1))/2 {-1} \cdot 10 = (j!1 * (j!1 + 1))/2
```
The THEORY is first parsed and type checked, and then the prover is invoked on the closed_form THEOREM. The proof Running step: (EXPAND ''sum'' +)

The following operators have their corresponding is automatic by applying induction and rewriting. The proof

```
ti (FORALL (n: nat): (sum(n) = (n * (n + 1)) /
```
closed_form.1.

```
{1} (FORALL (j: nat):
Specification and Verification Examples in PVS (\text{sum}(j) = (j * (j + 1)) / 2<br>IMPLIES \text{sum}(j + 1) = ((j + 1) * (j + 1 + 1))
```

```
sum: THEORY IMPLIES sum((j!1 + 1)) = ((j!1 + 1) * (j)!1 +
```
Applying disjunctive simplification to flatten sequent, this

```
END sum<br>
(1) \binom{1}{2} sum<br>
(1) \binom{1}{2} = ((j!1 + 1) * ((j!1 + 1) + \binom{1}{2} + 1) + \binom{2}{2}
```
690 FORMAL SPECIFICATION OF SOFTWARE

Expanding the definition of sum, this simplifies to: **Requirements State Machine Language**

documented, creating a formal specification requires express-
in an Air $\frac{1}{2}$ (TCAS II). ing informal ideas such as *behavior* and *mutual exclusiveness* in mathematically precise terms.

One of the first tasks that aids the specification process is **Z**

cation back to its informal document. It is essential also for **B-Method** understanding a formal specification and for tracing errors **B-Method** that have been found in the specification back to its informal The B-method (21) is a collection of mathematically based
representation.

quirements that needs to be satisfied by a software design. In that is a subset of AMN. this section we describe some of more often used notations The B-method prescribes how to check the specification for and methods. consistency (preservation of invariant) and how to check de-

closed_form.2 : Requirements State Machine Language (RSML) (17) is based on an underlying mealy machine and adopts some of the fea- $[-1]$ sum(j!1) = (j!1 * (j!1 + 1)) / 2 tures introduced in statecharts (18), including hierarchical ------- abstraction into superstates and communicating parallel $\{1\}$ $\{1\}$ + 1) + sum $\{11\}$ = $\{11 * 11 + 2 * 11$ state machines. Components communicate only through + (j!1 + 2)) / 2 point-to-point messages over defined channels. Messages are received asynchronously and queued upon arrival. Each com-Running step: (ASSERT) ponent contains a state hierarchy, transitions between states, a set of variables and α set of input and output interfaces, a set of variables and Invoking decision procedures, this completes the proof of
closed_form.2.
Q.E.D.
Research constants are broadcast only within a component. The inter-
q.E.D. Run time = 8.09 s. the receipt of a message on a channel can set variable values Real time = 9.89 s.

Real time = 9.89 s. NIL INTERTACE and one output interface, and each interface is con-> nected to exactly one channel. Each transition between states has a source, destination, trigger event, and events that it triggers along with a guarding condition that must be true for the transition to be taken. RSML provides a rich language for **FROM INFORMAL TO FORMAL SPECIFICATIONS** guarding conditions: A guarding condition may be either a The most difficult and error-prone part in formal methods is
developing a proper formal specification from informal speci-
developing a proper formal specification from informal speci-
developing a proper formal specificat

the choice of abstraction level: How much of the detail present
in the informal document should the specification represent?
The choice could be based on how the formal specification has
to be verified.
Another important i

techniques for the specification, design, and implementation of software components. Systems are modeled as a collection **ABSTRACTION based approach is employed at all stages of development.**

An abstract machine is described using the Abstract Ma- ^A typical design would be too large for current formal verifi- chine Notation (AMN). A uniform notation is used at levels of cation methods to efficiently validate the design. Therefore it description, from specification, through design, to implemen- is necessary to remove details from the design description tation. AMN is a state-based formal specification language in that do not alter the property of the original concrete design. the same school as VDM and Z. An abstract machine com- Such a process of removing portions of the design redundant prises a state together with operations on that state. In a for verification is called *abstraction.* Abstraction is termed specification and a design of an abstract machine the state is *conservative* if we can conclude that a property holds on the modeled using notions like sets, relations, functions, se- original concrete design if the property holds on the ab- quences, and so on. The operations are modeled using pre- stracted design. and post-conditions using AMN.

In an implementation of an abstract machine the state is **FORMAL SPECIFICATION LANGUAGES** again modeled using a set-theoretical model, but this time we already have an implementation for the model. The opera-A number of methods have been developed to specify the re- tions are described using a pseudo-programming notation

signs and implementations for correctness (correctness of checker has been applied to a couple of real-life Audio/Video

sign and large developments, and it promotes the reuse of cated; B&O was aware of its existence, but had never been specification models and software modules, with object orien- able to locate via normal testing. Both protocols were highly tation central to specification construction and implementa- dependent on real time. UPPAAL is a tool suite for validation

systems, data communications protocols, switching systems, concurrent algorithms, railway signaling protocols, and so on. **Other Notations** The tool checks the logical consistency of a specification. It

reports on deadlocks, unspecified receptions, flags incom-

pleteness, race conditions, and unwarranted assumptions

about the relative speeds of processes. Bœ,A-œ (Bchi Automata). SPIN supports both rendezvous NP, they found some interesting problems with the para-
and buffered message passing and communication through graph style mechanism of Microsoft Word. They have also a and buffered message passing, and communication through shared memory. Mixed systems, using both synchronous and alyzed an air-traffic control handoff protocol, a basic tele-
asynchronous communications, are also supported. Message phone switch, and, with Jeannette Wing and Dav asynchronous communications, are also supported. Message phone switch, and, with J channel identifiers for both rendezvous and buffered channels a mobile internet protocol. channel identifiers for both rendezvous and buffered channels a mobile internet protocol.

can be passed from one process to another in messages. SPIN In reverse engineering, structural information is extracted can be passed from one process to another in messages. SPIN supports random, interactive, and guided simulation and both from large programs. A tool called Chopshop has been develexhaustive and partial proof techniques. To optimize the veri- oped that calculates program slices for large C programs in a fication runs, the tool exploits efficient partial-order reduction modular fashion; and it can display the results not only as

used in the identification of five classical concurrency errors an improvement of Chopshop, produced information about in the operating system of NASA's autonomy AI software of global use of data structures that was not easily obtainable the Deep Space-1 spacecraft. This work demonstrates an ap- by any other method, and it exposed a variety of flaws such plication of the finite-state model checker SPIN to formally as a storage leak in a loop. verify a multithreaded plan execution programming lan- Another simple method of requirements specification is guage. The plan execution language is one component of NA- based on tables (26) for specifying software. It supports the SA's New Millennium Remote Agent, an artificial-intelli- production of software documentation through SA's New Millennium Remote Agent, an artificial-intelli- production of software documentation through an integrated gence-based spacecraft control system architecture that is set of tools which manipulate multidimensional gence-based spacecraft control system architecture that is set of tools which manipulate multidimensional tabular ex-
scheduled to launch in October 1998 as part of the Deep pressions. This tabular representation of mathem scheduled to launch in October 1998 as part of the Deep pressions. This tabular representation of mathematical ex-
Space-1 mission to Mars. The language is concretely named pressions improves the readability of complex des Space-1 mission to Mars. The language is concretely named pressions improves the readability of complex design docu-
ESL (Executive Support Language) and is basically a lan-
mentation. The table cells may contain conventio guage designed to support the construction of reactive control expressions, or even other tables.
mechanisms for autonomous robots and spacecrafts. It offers There has been a lot of work mechanisms for autonomous robots and spacecrafts. It offers There has been a lot of work on verification of clock syn-
advanced control constructs for managing interacting parallel chronization algorithms in safety-critica advanced control constructs for managing interacting parallel chronization algorithms in safety-critical fault-tolerant sys-
goal-and-event driven processes and is currently implemented tame (27). There have been mistakes goal-and-event driven processes and is currently implemented
as an extension to a multithreaded Common Lisp. A total of methods in published clock synchronization algorithms (28).
five errors were identified. According to programming team the effort has had a major impact, locating errors that would probably not have been located other- **CONCLUSIONS** wise and identifying a major design flaw not easily resolvable.

at Aalborg University, Sweden. UPPAAL real-time model- to apply formal methods on a large scale.

data refinement and correctness of algorithmic refinement). protocols (23) for the Audio/Video company Bang & Olufsen The B-method further prescribes how to structure large de- (B&O). In the first application a 10-year-old error was lotion design. and verification of a real-time system modeled as networks of time automata extended with (arrays of) data variables. The **Protocol Verification Using SPIN** tools in UPPAAL have WYSIWYG (what you see is what you SPIN from Lucent Bell Labs supports the formal verification get) interfaces and feature: graphical editing, graphical sym-
of distributed systems. SPIN has been used to trace logical bolic simulation, and symbolic verifica

techniques and efficient Boolean representation techniques. code highlighted in an editor buffer, but also as graphs show-A major experiment with the SPIN modelchecker has been ing the semantic relationships between procedures. Lackwit,

mentation. The table cells may contain conventional logic

In this article we have presented a spectrum of formal meth- **UPPAAL** ods for software development. Formal methods have matured UPPAAL (22) is developed in collaboration between the De- to a point where they can be applied to small industrial design and Analysis of Embedded Systems group at Uppsala signs. However, further research in abstraction and efficient University, Sweden and Basic Research in Computer Science software code generation from formal specifications is needed

692 FOURIER ANALYSIS

-
- 2. J. von Wright and K. Sere, Program transformations and re-

for graphs in hel in M. Arthur to p. (cds.) *Higher Orden Lexis* and *opments* pp. 22–25. finements in hol, in M. Archer et al. (eds.), *Higher Order Logic Theorem Proving and Its Applications (4th International Work-* 23. K. Havelund et al., Formal modelling and analysis of an audio/
- 3. J. Hooman, Correctness of real time systems by construction, in $pp. 2-13$. H. Langmaack, W.-P. de Roever, and J. Vytopil (eds.), *Formal* 24. D. Jackson and C. A. Damon, Elements of style: Analyzing a soft-*Notes in Computer Science,* New York: Springer-Verlag, 1994, vol. *Softw. Eng.,* **22**: 484–495, 1996. 863, pp. 19–40. 25. C. A. Damon and D. Jackson, Efficient search as a means of exe-
-
- *Comput.,* **23** (9): 8–22, 1990. 26. D. L. Parnas, *Tabular representation of relations,* Tech. Rep. CRL
- Kluwer, 1993.

S Owre N Shankar and J M Bushby *User Guide for the PVS* 27. J. Rushby, *Formal methods and certification of critical systems*,
- *Specification and Verification System (Beta Release), Menlo Park,*
- Report 4551, 1993. 8. N. Shankar, S. Owre, and J. M. Rushby, *The PVS Proof Checker: A Reference Manual (Beta Release), Menlo Park, CA, Computer*
-
- 10. R. Kumar and T. Kropf (eds.), *Proc. 2nd Conf. Theorem Provers*
Circuit Design, Bad Herrenalb (Blackforest), Germany, For-
schungszentrum Informatik an der Universität Karlsruhe, FZI Fujitsu Laboratories of America Publication,1994.
- 11. P. Lincoln et al., *Eight papers on formal verification,* Tech. Rep.
- 12. S. Owre et al., Formal verification for fault-tolerant architec-
tures: Prolegomena to the design of PVS, *IEEE Trans. Softw.* **FORMAL VERIFICATION.** See KNOWLEDGE VERIFI-*Eng.,* **21**: 107–125, 1995. CATION.
- 13. S. P. Rajan, P. V. Rangan, and H. M. Vin, A formal basis for structured multimedia collaborations, *Proc. 2nd IEEE Int. Conf. Multimedia Comput. Syst.,* Los Alamitos, CA: IEEE Computer Society, 1995, pp. 194–201.
- 14. K. S. Brace, R. L. Rudell, and R. E. Bryant, Efficient implementation of a BDD package, *Proc. 27th ACM/IEEE Des. Autom. Conf.,* Assoc. Comput. Mach., 1990, pp. 40–45.
- 15. G. L. J. M. Janssen, *ROBDD Software,* Department Electr. Eng., Eindhoven Univ. Technol., 1993.
- 16. N. Shankar, S. Owre, and J. M. Rushby, *PVS Tutorial,* Menlo Park, CA: Computer Science Laboratory, SRI Int., 1993. Also appears in Tutorial Notes, *Formal Methods Europe '93: Industrial-Strength Formal Methods,* Odense, Denmark, 1993, pp. 357–406.
- 17. N. G. Leveson et al., Requirements specification for process-control systems, *IEEE Trans. on Softw. Eng.,* **20**: 1994.
- 18. D. Harel, Statecharts: A visual formalism for complex systems, *Sci. Comput. Program.,* (8): 231–274, 1987.
- 19. D. Y. W. Park et al., Checking properties of safety critical specifications using efficient decision procedures, in M. Ardis (ed.), *Second Workshop on Formal Methods in Software Practice (FMSP '98),* Clearwater Beach, FL: Assoc. Comput. Mach., 1998, pp. 34–43.
- 20. J. M. Spivey, *Understanding Z: A Specification Language and Its Formal Semantics,* Cambridge Tracts in Theoretical Computer Science 3, Cambridge, UK: Cambridge Univ. Press, 1988.
- **BIBLIOGRAPHY** 21. J.-R. Abrial et al., The B-method, in S. Prehn and W. J. Toetenel (eds.), *VDM '91: Formal Software Development Methods, Lecture* 1. R. J. R. Back, A calculus of refinements for program derivations,
Acta Inf., 25: 593–624, 1988.
252, pp. 398–405; Tutorials, vol. 2.
27. I von Wright and K. Sare, Program transformations and ro 22. K. G. Larsen, P. Pett
	-
	- *shop, HUG '91),* Los Alamitos, CA: IEEE Computer Society video protocol: An industrial case study using UPPAAL, *Real* Press, 1991. *Time Syst. Symp.,* San Francisco, IEEE Computer Society, 1997,
	- *Techniques in Real-Time and Fault-Tolerant Systems, Lecture* ware design feature with a counterexample detector, *IEEE Trans.*
- 4. D. R. Smith, Kids: A semi-automatic program development sys- cuting specifications, *Tools and Algorithms for the Construction* tem, *IEEE Trans. Softw. Eng.,* **SE-16**: 1990. *and Analysis of Systems TACAS '96, Lecture Notes in Computer* 5. J. M. Wing, A specifier's introduction to formal methods, *Science,* New York: Springer-Verlag, 1996, vol. 1055, pp. 70–86. *IEEE*
- 6. K. L. McMillan, *Symbolic Model Checking,* Norwell, MA: Report 260, Telecommun. Res. Inst. Ontario (TRIO), Faculty
- 7. S. Owre, N. Shankar, and J. M. Rushby, *User Guide for the PVS* 27. J. Rushby, *Formal methods and certification of critical systems,* CA: Computer Science Laboratory, SRI Int., 1993. Laboratory, SRI Int., 1993. Also available as NASA Contractor
N. Shankar, S. Cuma, and J. M. Dashkar, The DIS Dash Charleman. Report 4551, 1993.
- Science Laboratory, SRI Int., 1993. *Convergence clock synchronization algorithm using EHDM*, Tech.

D. Cyrluk *Migronroesser varification in PVS: A methodology and* Rep. SRI-CSL-89-3R, Menlo Park, CA: 1989 (revised 1991). 9. D. Cyrluk, Microprocessor verification in PVS: A methodology and
simple example, Tech. Rep. CSL-93-12, Menlo Park, CA: SRI puter Science Laboratory, SRI Int.. Original version also avail-
Int. 1993

SRI-CSL-93-4, Menlo Park, CA: Computer Science Laboratory, **FORMAL SPECIFICATIONS.** See VIENNA DEVELOPMENT SRI Int., 1993.