The field of very-large-scale integrated (VLSI) circuit signal processing concerns the design and implementation of signalprocessing algorithms using application-specific hardware, including programmable digital signal processors and dedicated signal processors implemented with VLSI technology. In this article, we will survey important developments in this field, including algorithm design, architecture development, and design methodology.

Implementation of Digital Signal-Processing Algorithms

Signal processing concerns the acquisition, filtering, transformation, estimation, detection, compression, and recognition of signals represented in multiple media and multiple modalities, including sound, speech, image, video, and others. In *digital* signal processing, a natural signal is first sampled and quantized using an analog-to-digital converter. The result is a stream of numbers that will be processed using a digital computer. The results will be converted back to continuous form using digital-to-analog converter.

An implementation of a digital signal-processing algorithm consists of the computer program of that algorithm and the hardware on which the program is executed. In many signalprocessing applications, real-time processing is an essential requirement. *Real time* implies that the results of a signalprocessing algorithm must be computed by a predefined deadline after the inputs are sampled. For example, in a cellular phone, the speech coding signal-processing algorithm must be executed to match the speed of normal conversation. An implementation of a real-time signal processing application has three special characteristics:

- 1. Input signal samples are made available while the program is being executed. The computation cannot be started early until the input signal samples are received.
- 2. Results must be computed before the prespecified deadline. When real-time constraint is not met, the quality of services will be dramatically compromised.
- 3. A vast amount of operations must be computed. In Table 1, raw sampling rates, sometimes known as the *throughput rate,* of several different signals are listed. On average, each signal sample will require several

process. Hence signal-processing algorithms are often

An efficient implementation of a real-time signal-processing an example that satisfies all these requirements. algorithm must be able to perform extremely large amounts This idea of structured VLSI design further inspired the of arithmetic operations within a short duration. In other concept of a *silicon compiler,* which, in analogy with the softwords, it must sustain high throughput rate. ware compiler, would automatically generate a silicon imple-

as electric appliances where the user interacts with the sys- eering ideas stimulated many important developments in the tem's main function instead of specific signal-processing algo- IC industry, such as the proliferatio tem's main function instead of specific signal-processing algo- IC industry, such as the proliferation of electronic design au-
rithms. For example, speech coding is regularly performed in tomation (EDA) tools, the popular rithms. For example, speech coding is regularly performed in a cellular phone while the user may never be aware of its ex- styles, including gate array and standard cell layout, and the

A signal-processing algorithm can be implemented on a general-purpose computer, a special-purpose programmable was thriving. Numerous chip sets for video coding, three-didigital signal processor, or even dedicated hardware. The mensional audio processing, and graphic rendering have been tasks of implementation involve algorithm design, code gener- available on the market at appealing cost. ation (programming), and architecture synthesis. With the same integrated-circuit technology, a specialized hardware **VLSI and Signal Processing** platform may offer better performance than a general-pur-
pose hardware by eliminating redundant operations and com-
ponents. However, the design and manufacturing cost will

-
-
-

such as the fast Fourier transform (FFT), were implemented both chip real estate and transmission delay. Hence,
in Fortran programs, running on a general-purpose main-
pipelined operation with a local bus is preferred to in Fortran programs, running on a general-purpose main-
frame It could take hours to process a short 30 second speech broadcasting using global interconnection links. Comframe. It could take hours to process a short 30 second speech. broadcasting using global interconnection links. Com-
Obviously general-purpose computing systems are insuffi- piler and code-generation methods need to be up Obviously, general-purpose computing systems are insuffi-
cient to meet the high throughout rate demanded by a real-
to maximize the efficiency of pipelining. cient to meet the high throughput rate demanded by a realtime signal-processing algorithm. However, dedicated appli- 4. *Low-Power Architecture.* Smaller transistor feature size cation-specific computing systems are too expensive to be a makes it possible to reduce the operating voltage and realistic solution for most commercial signal-processing appli- thereby significantly reduces the power consumption of cations. an IC chip. This trend makes it possible to develop digi-

This situation changed in mid-1970s. Quantum leaps in integrated-circuit (IC) manufacturing technology led to the era of VLSI systems. By 1980, hundreds of thousands of transistors could be reliably, economically fabricated on a single silicon chip. With the transistor count per chip growing exponentially, it became quite clear that to manage the design complexity of VLSI circuits, IC design methodologies must be revolutionized. In 1980, Mead and Conway championed the notion of structured VLSI design. In their seminal book *Intro*fixed-point or floating-point arithmetic operations to *duction to VLSI Systems* (1), it is argued that a hierarchical process. Hence signal-processing algorithms are often design style that exhibits regularity and localit computation-intensive. $\overline{}$ adopted in order to design millions of transistors on a single chip. A novel architecture called a *systolic array* was used as

Signal processing is often found in embedded systems such mentation starting from a high-level description. These pion-
electric appliances where the user interacts with the sys-eering ideas stimulated many important devel istence.

A signal-processing algorithm can be implemented on a new industry known as application specific IC (ASIC) design

- be higher.

Digital signal-processing algorithms distinguish them-

selves from general programs in a number of ways:
 $\begin{array}{r} 1. \text{ High} \text{ Speed. As the IC manufacturing technology} \\ \text{evolves, the feature dimensions of transistors continue} \\ \text{to shrink. Smaller transistors mean faster switching} \end{array}$
	- $\begin{tabular}{lll} \hline 1.~Numerical Computation~Intensive.~These~programs of-
	ten contain nested loops of numerical computations, in-
	cluding multiplication, division, and elementary func-
	tion evaluations.\\ \hline 2.~Deterministic~Control~ Flow.~Signal-processing~algo-
	reducible control flow. Data-dependent conditional
	branches are less likely to occur.\\ \hline \end{tabular} \begin{tabular}{lllllllllllllllllllllllllllllllllllll} \hline 2.~Parallelism.~ Higher device density and larger chip area
	prothesized to pack millions of transistors on a single chip
	order to achieve an even higher throughput rate by pro-
	cessing multiple data streams concurrently. To$ 3. *Input / Output Intensive.* Signals are often processed as the benefit of parallel processing fully, however, the for-
a stream of data samples. They are less likely to be re-
mulation of signal-processing algorithms mu a stream of data samples. They are less likely to be re-
ferred to ones processed. However, they require sus-
animed Algorithm transformation techniques are also ferred to ones processed. However, they require sus-
tained input and output operations at high speed in or-
developed to exploit maximum parallelism from a given tained input and output operations at high speed in or-
developed to exploit maximum parallelism from a given
digital signal-processing algorithm formulation. digital signal-processing algorithm formulation.
- 3. *Local Communication.* As device dimensions continue **VLSI Application-Specific Processors** to decrease and chip area continues to increase, the cost In the early 1960s, most digital signal-processing algorithms, of intercommunication becomes significant in terms of such as the fast Fourier transform (FFT) were implemented both chip real estate and transmission delay. H
	-

tal signal-processing systems on portable or hand-held mobile computers.

On the other hand, the stringent performance requirement **Figure 1.** Convolution systolic array.

and regular, deterministic formulation of signal processing applications also profoundly influenced VLSI design methodology. It can be implemented using a systolic array as depicted in

- 1. High-Level Synthesis Design Methodology. The quest to
streamline the process of translating a complex algo-
rithm into a functional piece of silicon that meets strin-
gent performance and cost constraints has led to sig gent performance and cost constraints has led to sig-
nificant progress in the area of high-level synthesis, $S(n, 0) = x(n); g(n, 0) = 0; n = 0, 1, 2, ...$
system compilation and optimal code generation Ideas $g(n, k + 1) = g(n, k) + h(k) * s(n, k$ system compilation, and optimal code generation. Ideas $g(n, k + 1) = g(n, k) + h(k) * g(n, k)$
such as data-flow modeling loop unrolling and soft-
 $1, 2, \ldots$; $k = 0, \ldots, M - 1$,
- 2. *Multimedia Processing Architecture.* With the maturity $y(n) = g(n + M, M)$; $n = 0, 1, 2, ...$ and popularity of multimedia signal-processing applicaand popularity of multimedia signal-processing applica-
tions, general-purpose microprocessors have incorpo-
rated special-purpose architecture such as the multime-
dia extension instruction set (e.g., MMX). Signal a syst tures is the only way to sustain the exponential growth **Systolic-Array Design Methodology** in processing performance through the next decade.

 $\begin{tabular}{p{0.8cm}p{0.9cm}} \textbf{A systolic array (2,3) is an unconventional computer architecture.} \end{tabular} \begin{tabular}{p{0.8cm}p{0.8cm}} \textbf{A systolic array (2,3) is an unconventional computer architecture.} \end{tabular} \begin{tabular}{p{0.8cm}p{0.8cm}} \textbf{A systolic array (2,3) is an unconventional computer architecture.} \end{tabular} \begin{tabular}{p{0.8cm}p{0.8cm}} \textbf{A som} & 0.000000 for an external component of the innermost loop body of an external component of the innermost loop body.} \end{tabular} \begin{tabular}{p{0.8cm}p{0.$

For example, consider a convolution algorithm To illustrate this idea, let us consider the convolution exam-

$$
y(n) = \sum_{k=0}^{\min(n,M-1)} h(k)x(n-k), \qquad n = 0, 1, ...
$$

This algorithm is usually implemented with a two-level nested do loop:

```
For n = 0, 1, 2, ...For k = 0 to min(n, M-1)
   y(n) = y(n) + h(k) * x(n - k)end
```


Fig. 1, in which each square box represents a processing ele-

such as data-flow modeling, loop unrolling, and soft-
ware ninelining which were originally developed for $S(n, k + 1) = S(n, k); n = 0, 1, 2, ...; k =$ ware pipelining, which were originally developed for $s(n, k + 1) = s(n, k)$; $n = 0, 1, 2, ...$; $k =$
general-purpose computing systems, have enjoyed great
success when applied to aid the synthesis of an applica-
tion-specific sign

Given an algorithm represented as a nested do loop, a systolic-array structure can be obtained by the following.

- **SYSTOLIC ARRAY** 1. Deduce a localized dependence graph of the computa-
	-
	-

ple. The dependence graph of the convolution algorithm is

end **Figure 2.** A processing element of the convolution systolic array.

and the systolic array after projecting the DG to a processor array most signal-processing applications, several PDSPs have

shown in Fig. 3 The input $x(n)$ is from the bottom. It will
propagate its value (unaltered) along the northeast direction.
Each of the coefficients $\{h(k)\}$ will propagate toward the east.
The partial sum of $y(n)$ is comp

physical communication link with two delay elements (labeled by 2*D* in the figure to the right). The dependence vector [0 1] **Evolution of PDSP Architecture**

processors designed specifically for digital signal-processing had a hardware multiplier and Harvard architecture with
applications They contain special instructions and special ar-
separate on-chip buses for data memory a applications. They contain special instructions and special architecture supports that will execute computation-intensive ory. This was the first programmable DSP to support execut-DSP algorithms more efficiently. ing instructions from off-chip program random access memory

 (MAC) instruction, which can perform fixed-point multiply

PDSPs have a hardware parallel multiplier. For DSP applica- teristics are summarized in Table 2. the result of $9 + 9$ becomes $2(1001 +$ That is, $9 + 9 = 15(1001 +$ later generations of PDSPs also include floating-point multi- memory.

pliers. Many DSP algorithms contain multiple nested loops. A number of PDSPs contain a special REPEAT instruction to support efficient execution of loop nests using dedicated counters to keep track of loop indices.

Another key feature of PDSPs is the adoption of a *Harvard memory architecture,* which contains separate program memory and data memory so as to reduce delay in fetching instruction and data samples. This is different from the conven- $\sum_{x(0)}$ $\sum_{x(1)}$ $\sum_{x(2)}$ $\sum_{x(3)}$ $\sum_{x(4)}$ $\sum_{x(5)}$ $\sum_{x(6)}$ $\sum_{x(7)}$ *x*(7) *x*(1) *x*(2) *x*(4) *x*(5) *x*(6) *x*(7) *x*(3) *x*(4) *x*(5) *x*(6) *x*(7) *x*(3) *x*(4) *x*(5) *x*(6) *x*(7) *x*(3) *x*(4) *x*(5) are stored in the same physical memory.

Figure 3. Dependence graph (DG) of the convolution example (left) To emphasize the intensive input and output demands of (right). built-in direct memory access (DMA) channels and a dedi-

Each of the coefficients $\{h(k)\}$ will propagate toward the east.

The partial sum of $y(n)$ is computed at each node and propa-

gated toward the north direction.

If we *project* this dependence graph along the [1 0] dir

is mapped to the upward communication link in the systolic

Fig. 3 except more delay. Figure 1 is identical to the right side of

Fig. 3 except more details are given.

The systolic design methodology by mapping a depende was not impressive because it had no hardware multiplier. In **PROGRAMMABLE DIGITAL SIGNAL PROCESSORS** addition, it was hard to get parameters into the chip because it lacked a digital interface. Texas Instruments (TI) intro-Programmable digital signal processors (PDSPs) are micro- duced the TMS32010 processor in 1982. The 32010 processor
processors designed specifically for digital signal-processing had a hardware multiplier and Harvard archi Notably, all PDSPs have a multiply-and-accumulate (RAM) without any performance penalty. This feature (AC) instruction which can perform fixed-point multiply brought programmable DSPs closer to the microprocessorand add operations and add operations microcontroller programming model. In addition, TI's empha- $R4 \leftarrow R1 + R2 * R3$
Sis on development tools and libraries led to widespread use. At $R4 \leftarrow R1 + R2 * R3$ about the same time, there were many vendors with competing in a single clock cycle. To support this operation, almost all products. Some of their architectural and performance charac-

tions, PDSPs often contain instructional support of *saturation* In these early PDSPs, DSP-tailored instructions such as *arithmetics.* With a conventional binary adder, the result of MAC, delay elements (DELAY), loop control (REPEAT), and addition is subject to a modulo 2^N operation. Hence if $N = 4$, other flow-control instructions were added to improve the programmability of the processors. Moreover, a special address $10000 = 0010$). Here we assume unsigned number represen- generator unit with bit-reversal addressing support has been tation. In saturated arithmetics, if the result of computation incorporated to support DSP algorithms such as the fast Fouexceeds the dynamic range, it is clamped to the maximum. rier transform (FFT). We note that the internal data and program memories are relatively small. A significant performance the majority DSP applications use fixed-point arithmetic, penalty will be paid if the program does not fit the on-chip

Digital				Internal	Internal	Internal		Multiply	1024 Point
Signal				Data	Data	Program	Multiply	and Clock	FFT Time
Processor	Manufacturer	$Year^a$	Package	RAM	ROM	RAM	Format	Cycle	(Fixed Pt.)
TMS32010	TI	1982	40 DIP	144×16		$1.5\text{K}\times 16$	$16 \times 16 \rightarrow 32$	200 ns	42 ms
TMS320C25	TI	1986	40 DIP	288×16		$4\text{K}\times 16$	$16 \times 16 \rightarrow 32$	100 ns	7.1 ms
TMS320C30	TI	1988	176 $PGAc$	$2K\times32$		$4\text{K}\times32$	$32 \times 32 \rightarrow 32 \times 10^8$	60 ns	
DSP56000	Motorola	1986	88 $PGSd$	512×24	512×24	512×24	$24 \times 24 \rightarrow 56$	97.5 ns	4.99 ms
DSP96001	Motorola	1988	163 PGA	$1\text{K}\times32$	$1K \times 32$	544×32	$32 \times 32 \rightarrow 96$	75 ns	$<$ 2 ms
DSP ₁₆	AT&T		84 PLCC	512×16	$2\text{K}\times 16$		$16 \times 16 \rightarrow 32$	55 ns	
DSP32	AT&T	1984	100 PGA \prime	$1\text{K}\times32$	512×32		$32 \times 32 \rightarrow 40$	244 ns	20 ms
DSP32C	AT&T	1988	133 PGA \prime	$1\text{K}\times32$	$2\mathrm{K}\times32$		$32 \times 32 \rightarrow 40$	80 ns	
MPD 7720	NEC	1981		128×16	512×13	512×23	$16 \times 16 \rightarrow 31$	250 ns	77 ms
NEC 77230	NEC	1986	68 PGA	$1\text{K}\times32$	$1\text{K}\times32$	$2\mathrm{K}\times32$	$24 \times 10^8 \rightarrow 47 \times 10^8$	150 ns	12.3 ms
Intel 2920	Intel	1979		40×25		192×24		NA.	
IBM RSP	IBM	1983	171 pins					2 bit per cyc.	
ADSP2100	Analog Device	1986	100 PGA				$16 \times 16 \rightarrow 32$	125 ns	7.2 ms
DSSP-VLSI	NTT	1986		512×18		$4\text{K}\times 18$	18-bit 12 \times 10 6		
MSM 6992	OKI	1986	132 PGA	256×32		$1\text{K}\times32$	22-bit 16×10^6	100 ns	
MSP32	Mitsubishi		124 PGA \prime	256×16		$1\text{K}\times 16$	$32 \times 16 \rightarrow 32$	150 or 450 ns	
MB8764	Fujitsu		88 PGA^h	256×16		$1\text{K}\times24$			
TS68930 ⁹	Thomson		48 DIP	256×16	512×16	$1\text{K}\times32$	$16 \times 16 \rightarrow 32$	160 ns	
NS LM32900	National		172 PGA				$16 \times 16 \rightarrow 32$	100 ns	13.4 ms
ZR34161 VSP	Zoran		48 DIP	128×32	$1\text{K}\times 16$		16 bit vector eng.	100 ns	2.4 or 3.3 ms
A100	Inmos		84 PGA				4, 8, 12, 16 bit		

Table 2. Early (before 1990) Implementations Programmable Digital Signal Processors

^a Year of publication sometime used.

b Peak performance is used unless noted.

^c Also in an 100 QFP package.

^d Also in an 88 surface-mount package.

^e 13.33 MIPS sustained.

^f Also in a 40 DIP package.

^g Gate count was listed.

^h Also in an 84 PLCC package.

Later, several floating-point PDSPs, such as TMS32030 dem function. To further enhance the processing power of the and Motorola DSP96001, appeared in the market. A key ad- native host microprocessor to handle video data streams, new vantage of a floating-point arithmetic unit is its large dy- generations of general-purpose microprocessors incorporated namic range. With fixed-point arithmetic, the dynamic range new instructions. For Intel's Pentium processor, it is called of the intermediate results must be carefully monitored. MMX, which stands for multimedia extension. Sometimes as much as one-quarter of the instruction cycles A key feature of these multimedia extension instructions

Recent Developments in Programmable

Extension. Native signal processing refers to the processing sign a new chip with an existing processor as a building block. of a multimedia data stream using the host general-purpose This is possible because the advances of VLSI technology microprocessor rather than application-specific PDSPs. Na- allow more transistors to be put on the same chip. An advantive signal processing become possible because the increase of tage of this approach is that the software development cost raw processing power of general-purpose microprocessors in can be greatly reduced, while the hardware performance can the late 1990s is sufficient to handle certain real-time signal- be significantly improved due to smaller feature size, higher processing functions such as speech coding or telephone mo- clock frequency, and the larger scale of integration.

are wasted on checking the overflow condition of intermediate is the use of subword parallelism. Most multimedia (esperesults. Design rule specifications of near 1 μ m allowed most cially video) data streams use an 8 bit data sample, while of these processors to integrate a large number of peripherals the latest general-purpose microprocessors use a 64 bit word into the chip, as well as implementing extensive input/output length. Thus a 64 bit data path should be able to perform as (I/O) facilities in addition to extended basic services such as many as eight 8 bit arithmetic or logic operations in parallel, registers and word lengths. To provide more efficient I/O with the potential to increase speed by a factor of 8 for these facilities, some PDSPs also provide on-chip DMA controllers, multimedia operations. Subword parallelism basically is an as well as dedicated DMA buses that allow the true concur-
replication of the single-instruction, multiple-data (SIMD)
rent operation of both DMA and CPU. Although DSP hard-
parallel programming model. While it promises si parallel programming model. While it promises significant ware has advanced dramatically, DSP software and produc-
tivity tools lag far behind. PDSPs lack effective programming
sors to process real-time signal-processing tasks, programs tivity tools lag far behind. PDSPs lack effective programming sors to process real-time signal-processing tasks, programs
environments. Engineers still have to hand-code the time-
using MMX instructions are just as difficu environments. Engineers still have to hand-code the time-
and space-critical segments of the DSP algorithms, leaving pared with PDSPs if not worse. Programmers must handle and space-critical segments of the DSP algorithms, leaving pared with PDSPs if not worse. Programmers must handle
only rudimentary tasks to the high-level language compiler. issues such as data alignment and instruction pi issues such as data alignment and instruction pipelining with great care.

Digital Signal Processors Custom DSP Core Processors. ^A new trend in designing new **Native Signal Processing: Subword Parallelism via Multimedia** processors without redevelopment of new programs is to de-

^a CMOS stands for complementary metal-oxide semiconductor.

^b Billions of operations per second.

^c Texas Instruments.

Low-Power DSPs. Battery-powered products, such as multi- performance by carefully matching the signal-processing algomedia notebook personal computers (PCs) and digital cellular rithm and the underlying architecture. A few mature design phones, are driving the demand for lower-power DSP pro- methodologies that explore both inter- and intraiteration parcessors. Power reduction in DSPs is achieved using three de- allelism will be surveyed in this section. sign techniques: low voltage, gated clocks, and sleep modes. Low voltage is a result of reducing transistor feature size and
is closely tied to the IC manufacturing process used. Many
modern DSP processors now have low-power versions. The A direct impact of the Mead–Conway structure modern DSP processors now have low-power versions. The A direct impact of the Mead–Conway structured design style
gated clock is a logic-level design methodology to block the is accelerated research and development in EDA gated clock is a logic-level design methodology to block the is accelerated research and development in EDA tools, in par-
clock signal from reaching portions of the function unit on
chip, thereby partially shutting down t ment at the system level. A balance must be sought between logic unit), and random logic blocks by choosing appropriate
low-nower consumption and delay incurred to resume por low-power consumption and delay incurred to resume normal operations. Figure 1999, 1

(VLIW) architectures have become widely adopted by a new
set of media processors. Examples include the Philips Semi-
conductor's Trimedia chip, Chromatic's MPACT 3000, as well
as Texas Instruments' TMS320C6201 In a VLIW ar as Texas Instruments' TMS320C6201. In a VLIW architec- generate customized IC chip layout of a given DSP algorithm
ture a very long instruction word is used to control multiple using bit-serial architecture. Direct synthes VLIW architectures are well suited to DSP applications. Some cessing applications. It was not until the early 1990s that de-
characteristics of these processors are summarized in Table 3 signers realized that in addition t

tectures, which is the state of the art in general-purpose microprocessor architecture, as both use multiple function units
to exploit instruction level parallelism. However, in a VLIW signer through the entire design proc ism is exploited dynamically during run time. For DSP applications, VLIW is a good match. **Exploring Interiteration Parallelism via Loop Transformation**

rithm efficiently, it is important to have powerful design tools programs. In this subsection, loop transformation techniques and a suite of proven design methodologies. Among numerous that exploit interiteration parallelism will be surveyed. The EDA tools, the silicon compiler is closely related to synthesiz- inner loop body will be treated as an atomic task and exeing digital signal-processing applications. One specific focus cuted in a single processing element. The derivation and notaof the field of VLSI signal processing is to achieve the highest tion follows roughly the content of Ref. 4.

A silicon compiler, on the other hand, is analogous to a high-**Very Long Instruction Word.** Very long instruction word level language compiler that promises to translate high-level
LIW) architectures have become widely adopted by a new behavioral or structural level descriptions of t ture, a very long instruction word is used to control multiple
function units to operate on different data streams concur-
reaction intervals and the fact that many DSP algorithms have a
high degree of inherent parallelism characteristics of these processors are summarized in Table 3. signers realized that in addition to layout generation, the CLIW architecture is similar to the superscalar architecture. design of a digital signal-processing The VLIW architecture is similar to the superscalar archi-
tures which is the state of the art in general-purpose mi-
rent hardware and software design. Hence a new notion of

Many digital signal-processing algorithms contain the formu-**DESIGN TOOLS AND DESIGN METHODOLOGIES** lation of nested do-loops, which are time-consuming to execute. Parallel execution of several loops simultaneously can In order to implement a given digital signal-processing algo- often be realized via proper transformation of nested do-loop nested loop has the following format: executed concurrently.

```
d_1 = \cdots = d_{l-1} = 0<br>∴ DO i<sub>n</sub> = p<sub>n</sub>, q<sub>n</sub>
L_m: DO i_m = p_m, q_mH(i_1, i_2, \ldots, i_m)Enddo
```
The loop indices $\{i_k; 1 \leq k \leq m\}$ form an $m \times 1$ index vector $\boldsymbol{i} = (i_1, i_2, \dots, i_m]^\text{T}$, which corresponds to a lattice point in the *m*-dimensional space. All lattice points that may occur between the loop bounds form an index space *R* of this nest loop. The integers $\{p_k, q_k; 1 \leq k \leq m\}$ are *loop bounds.* $H(i_1, i_2, \ldots, i_m)$ is called the *loop body*. In the loop transformation, i_2, \ldots, i_m is called the *loop body*. In the loop transformation, tively, 2, 3, and 1. Each of the three loops carries a depen-
we assume that the entire loop body, which may contain more dence relation. However, if we we assume that the entire loop body, which may contain more dence relation. However, if we interchange loop L_2 and loop than one statement, is to be executed in a single processor. L_2 by interchanging the second and We will study methods to reformulate the loop indices and matrix, we have a new dependence matrix their bounds so that more than one iteration in the loop nest can be executed in parallel using multiple processors.

If the loop bounds are all constant, the index space forms a rectangular parallelepiped. A more general situation is that the loop bounds are a linear (affine) function with integer coefficients of the outer loop indices. In this case, the loop

$$
\boldsymbol{p}_0 \leq \boldsymbol{P} \boldsymbol{i} \quad \text{and} \quad \boldsymbol{P} \boldsymbol{i} \leq \boldsymbol{q}_0
$$

where p_0 and q_0 are constant integer-valued vectors, and **P** and **Q** respectively, are integer-valued upper triangular coef-
ficient matrices. If $P = Q$, then the corresponding loop nest
can be transformed in the index space such that the trans-
formed algorithm has constant iterati

space $\mathcal R$ to a positive integer t(*i*) that dictates when this itermust have at least a row containing only zero entries.
must have at least a row containing only zero entries.

An iteration $H(i)$ will be executed before $H(j)$ if its index vector *i* lexicographically proceeds index vector *j*. That is, *i* If the objective is to exploit maximum parallelism, one would $\leq j$. This implies there exists an integer $r, 1 \leq r \leq m$, such then want to transform the loop formulation so that there are that $i_k = j_k$ for $k < r$, and $i_r < j_r$. For example, [1 3 4] \leq [2 1 1]. as many loops as possible carrying no dependence. An iteration $H(j)$ is dependent on iteration $H(i)$ if (a) $i < j$ and (b) $H(j)$ will read from a memory location (including regis-
ters) whose value is last written during execution of iteration
 $H(i)$. The corresponding *dependence vector* **d** is defined as
is called a unimodular matrix

$$
\bm{D}=\bm{j}-\bm{i}\succ\bm{0}
$$

A matrix *D* consisting of all dependence vectors of an algorithm is called a *dependence matrix*.

the execution of the iterative loop nest. If the last row of the dependence matrix contains all zero entries, the innermost is *UD*.

Regular Iterative Nested Loop Algorithms. A general *m*-level loop can be replaced by a do-all loop to have all iterations

 $L_1:$ DO $i_1 = p_1$, q_1
 $L_2:$ DO $i_2 = p_2$, q_2
 $L_3:$ DO $i_3 = p_3$, q_2

$$
d_1=\cdots=d_{l-1}=0
$$

Enddo **we say the** *level* of this dependence vector is *l*. Moreover, we say that loop L_l carries a dependence. For example, consider
the following dependence matrix the following dependence matrix

$$
D = [d_1 \quad d_2 \quad d_3] = \begin{bmatrix} 0 & 0 & 1 \\ 1 & 0 & 0 \\ 1 & 1 & -1 \end{bmatrix}
$$

the levels of dependence vectors d_1 , d_2 , and d_3 are, respec- L_3 by interchanging the second and the third rows of the \boldsymbol{D}

$$
\tilde{\bm{D}} = \begin{bmatrix} 0 & 0 & 1 \\ 1 & 1 & -1 \\ 1 & 0 & 0 \end{bmatrix}
$$

bounds can be formulated as two inequalities: where the innermost loop carries no dependence because the levels of dependence of the transformed dependence vectors *p* are respectively, 2, 2, and 1. As such the innermost loop can be executed in parallel (replaced by a do-all loop).

Dependence Vector and Dependence Matrix. A schedule \mathcal{L} : OBSERVATION. Exploiting Outer-Loop parallelism: To exercitive integral index point *i* in the index cute an outer loop in parallel (where each inner-loop nes

is called a <i>unimodular matrix. A unimodular transformation of a loop nest is a linear affine transformation of each iteration index vector

$$
\boldsymbol{i}\mapsto\boldsymbol{U}\boldsymbol{i}=\boldsymbol{k}
$$

OBSERVATION. If $H(j)$ is dependent on $H(I)$, then $t(i) <$ Such a transformation facilitates origin shift and rotation of the index space axis. If used properly, a unimodular transfor-
t(j).

Hence the dependence relation imposes a partial ordering on A loop transformation matrix *U* is *valid* if for each *d* in **,** $Ud > 0$ **. The dependence matrix of the transformed loop**

$$
\pmb{D} = \begin{bmatrix} 1 & 0 \\ 0 & 1 \end{bmatrix}
$$

$$
\boldsymbol{U} = \begin{bmatrix} 1 & 1 \\ 0 & 1 \end{bmatrix}
$$

The index vector *i* can be transformed into

$$
\boldsymbol{Ui} = \begin{bmatrix} i+j \\ j \end{bmatrix} = \begin{bmatrix} k_1 \\ k_2 \end{bmatrix}
$$

$$
\boldsymbol{U}\left\{\begin{bmatrix}i\\j\end{bmatrix}-\begin{bmatrix}1\\0\end{bmatrix}\right\}=\begin{bmatrix}k_1\\k_2\end{bmatrix}-\begin{bmatrix}1\\0\end{bmatrix}=\begin{bmatrix}k_1-1\\k_2\end{bmatrix}
$$

$$
U\left\{ \begin{bmatrix} i \\ j \end{bmatrix} - \begin{bmatrix} 0 \\ 1 \end{bmatrix} \right\} = \begin{bmatrix} k_1 \\ k_2 \end{bmatrix} - \begin{bmatrix} 1 \\ 1 \end{bmatrix} = \begin{bmatrix} k_1 - 1 \\ k_2 - 1 \end{bmatrix}
$$

From the preceding discussion, in order to exploit inner-
loop parallelism, we need to apply unimodular transformation
to the dependence matrix so that each dependence vector has
a nonzero element as high as possible. Spe many zero rows in the transformed dependence matrix.

Recurrent Algorithm Transformation

Recurrent algorithms are DSP algorithms that have both
strong inter- and intraiteration dependence relations. Unlike
loop in G, T_c is the sum of computing time of all
loop transformation, here the granularity of each ta basic arithmetic operation such as addition and multiplication of two numbers. The objective here is to implement a **Periodic Schedule and Static Task Assignment.** Let us assume given recurrent algorithm on a parallel processor array of an that $t_A = 20 \mu s$, $t_B = 10 \mu s$, and $t_C = 25 \mu s$. A schedule of a

For example, consider the nested loop: unspecified configuration so as to achieve the desired $\begin{array}{llllll} \text{for} & i &= 0,3 & \text{throughput rate. Two types of transformations are essential} \\ \text{for} & j &= 0,3 & \text{in this case: (1) look-ahead transformation and (2) loop unroll-
ing. The purpose of a look-ahead transformation is to reduce
end & duration between the execution of two successive iterations, \\ \text{end} & \text{equation between the execution of two successive iterations,} \\ \text{and} & \text{equation between the execution of two successive iterations,} \\ \text{and} & \text{equation between the execution of two successive iterations.} \end{array}$ The dependence matrix is The loop unrolling enables one to devise an efficient periodic schedule to implement the given recurrent algorithm on a fine-grained parallel processor array. The information presented in this section partially follows that given in Ref. 5.

Now consider a unimodular matrix **Iterative Computation Dependence Graph and Minimum Initiation Interval.** Let us consider a simple infinite impulse response (IIR) digital filter:

$$
y(n) = ay(n-1) + bu(n)
$$
 (1)

This algorithm can be represented by a data flow graph as given in Fig. 3.

There are three computation tasks: task A is the multiplication of *a* and $y(n - 1)$, task C is the multiplication of *b* and The indices of the variable *B* are transformed to: use $u(n)$, and task B is the summation of these two products. Let us use t_{A} , t_{B} , and t_{C} , respectively, to denote the time taken to execute each of these three tasks. In general, the time taken to execute different tasks need not be the same.

The dependency arcs from A to B and from C to B indicate that in order to execute task B, tasks A and C must be perand indices of the variable *C* become formed first. The arc from task B to task A with label 1 indicates that the result of task B will be used by task A during the next iteration. Thus, the label 1 indicates that one buffer is required to store $y(n)$ temporarily. Clearly, according to Eq. (1), the computation of $y(n)$ cannot be initiated until $y(n - 1)$ The loop bounds can also be transformed with the U matrix.
This leads to a transformed loop nest as follows:
This leads to a transformed loop nest as follows:
till take $t_A + t_B$ units of time to compute $y(n)$. Hence the for k1 = 1,6 minimum time interval between successive iterations of this for $k2 = \max\{0, k13\}$, $\min\{3, k1\}$ **IIR filter that can be initiated is bounded by** $t_A + t_B$ **. Note that** $A(k1, k2) = B(k1 - 1, k2) + C(k1 - 1,$ this is equal to the sum of the computing time of all tasks in $k2 - 1$ the loop divided by the number of buffers in that loop.

end Based on this simple example, we can define some imporend tant terms. An iterative computation dependence graph

$$
I_{\min}(G) = \max_{C \in G} \frac{T_C}{\Delta_C}
$$

The horizontal axis is time. The shaded boxes indicate the *schedule of the next iteration. Since the schedule for every* iteration will be the same, often one needs only to schedule Define $y_1(m) = y(2m)$, $y_2(m) = y(2m + 1)$ and $u_1(m) = u(2m)$, one iteration of these periodic tasks. Thus, in a *periodic sched*-

Note also that the execution of task C overlaps with the execution of task B in the previous iteration. This is possible because these two tasks are assigned to two different PEs. A
schedule that allows the execution of tasks in different iterations to occur simultaneously at different PEs is called an *overlapping* schedule. Such a conversion is called *loop unfolding*. The purpose of

Look-Ahead Transformation: Unwinding Loops. Due to the

limitation of the minimum initiation interval, no matter how

many processing elements one may have, it would be impossi-

ble to realize the IIR filter in Eq. (1)

$$
y(n) = a[ay(n-2) + bu(n-1)] + bu(n)
$$

= $a^{2}y(n-2) + abu(n-1) + bu(n)$ (2)

The new coefficients a^2 and ab can be computed in advance.

Eq. (2) corresponds to a new ICDG depicted in Fig. 5.
 $\frac{1}{2}$ input (output point of view the initiation interval remains the

$$
I_{\min}(G') = (t_{\rm A} + t_{\rm B})/2 = 1/2 I_{\min}(G)
$$

Task A: $a^2 \times v(n-2)$ Task C: $b \times u(n)$ Task D: $ab \times u(n-1)$ Task B: Add results of tasks A and E

formation. can be exploited by unfolding a PRG.

In other words, the initiation interval is halved. After substituting *N* times, one has

$$
y(n) = a^{N+1}y(n-N) + b\sum_{m=0}^{K} a^m u(n-m)
$$
 (3)

Thus, the new I_{\min} is $1/N$ of the original one. The second term in Eq. (3) is a convolution operation and hence can be realized **Figure 4.** A schedule of a two-processor implementation of the IIR at any given rate as long as there are a sufficient number of filter. filter. PEs and the data $\{u(n)\}\)$ can be distributed into those PEs fast enough.

two-processor implementation of the IIR filter is given in

Fig. 4.

In this schedule, tasks A and B are both assigned to (pro-

cessing element) PE1, and task C is assigned to PE2. These

assignments are *static* in that

$$
y(n) = y(n-2) + u(n) \tag{4}
$$

ule, only tasks within one iteration of the recurrent algorithm $u_2(m) = u(2m + 1)$ for $m = 0, 1, \ldots$, one may convert this 11) for a measurement of the recurrent the recurrent algorithm single input, single-output linear system into a two-input,
Note also that the execution of task C everlens with the two-output system:

$$
\begin{bmatrix} y_1(m) \\ y_2(m) \end{bmatrix} = \begin{bmatrix} y_1(m-1) \\ y_2(m-1) \end{bmatrix} + \begin{bmatrix} u_1(m) \\ u_2(m) \end{bmatrix}
$$
 (5)

time, the sampling period of $u(n)$, *d*, must satisfy $d \ge t_{\text{add}}/2$. On the other hand, the sampling periods of both $u_1(m)$ and $u_2(m)$ are now 2*d*. The minimum initiation interval is the same for both: $I_1 = I_2 = t_{\text{add}}/1$.

 Ed . (2) corresponds to a new ICDG depicted in Fig. 5.
Although two new tasks are added, the minimum initia-
tion interval of this transformed algorithm becomes
On the left of this figure is a realization of the syste

Eq. (4). On the right is a realization of the unfolded system described in Eq. (5). Note that in the original system, the adder is to perform an addition for each $u(n)$. Hence the addition must be performed within *d* units of time. On the other hand, with the unfolded system, each adder receives a new input every $D' = 2d$ units of time. Hence additions can take twice as long to perform. In other words, slower hardware can be used to achieve the same throughput rate, taking advantage of the parallelism exploited via loop unfolding.

A *perfect rate graph* (PRG) is an ICDG such that every loop Task E: Add results of tasks C and D consists of one and only one delay. The significance of a per-Figure 5. Modified iCDG of the IIR filter after look-ahead trans- fect rate graph is that no further interiteration parallelism

334 VOICE MAIL

Figure 6. Original ICDG corresponding to Eq. (4) (left) and the **BIBLIOGRAPHY** equivalent ICDG after loop unfolding once (right). The clock cycle time of the right side circuit is twice as long as that of the left figure. 1. C. Mead and L. Conway, *Introduction to VLSI Design,* Reading,

Retiming. Let us consider the substitute of variable $z(n) = 46, 1982$. *y*($n - 1$). Then Eq. (1) can be rewritten as $z(n) = az(n - 1) +$ $bu(n - 1)$, which has a corresponding ICDG shown in Fig. 7. Hall, 1988. This ICDG can also be obtained from the ICDG corresponding 4. U. Banerjee, *Loop parallelization,* Boston: Kluwer, 1994. to Eq. (1) via a procedure called node retiming. If the outgoing $5.$ K. K. Parhi, Algorithm transformation techniques for concurrent arcs from a node in an ICDG all have at least one delay on it, processors, *Proc. IEEE,* **77**: 1879–1895, 1989. then one may remove the same number of delays from all the outgoing arcs, and add the same number of delays to all the YU HEN HU in-coming arcs of the same node, without changing the behav- University of Wisconsin–Madison ior of the algorithm. This is illustrated in Fig. 8. What may be affected by retiming is the initial condition and perhaps the latency. The minimum initiation interval will remain the **VOICE CODING.** See SPEECH CODING. See SPEECH EN-
VOICE COMMUNICATION, NOISE. See SPEECH EN-

Cut-Set Retiming and Node Retiming. A signal flow graph

(SFG) can be made fully pipelined using retiming. The basic
 VOICE COMMUNICATIONS. See TELEPHONE NET-

WORKS. technique is called cut-set retiming.

Cut-Set Retiming Procedure.

- 1. Identify a *retimable cut set,* which consists of a set of edges in the ICDG such that (a) the graph *G* will be separated into two parts if these edges are removed; (b) there are *no* zero-delay edges of opposing directions across the cut set.
- 2. If necessary, scaling the delay by multiplying the delay by an integral factor, say α .
- 3. Transfer delays by subtracting one delay from edges of the same direction in the cut set and add it to edges of the opposing direction in the same cut set. Note that all the inputs (outputs) should remain at the same side of the cut set to ensure proper timing.

Figure 7. Modified ICDG of the IIR filter in Eq. (1) after retiming.

Figure 8. Illustration of delay transfer through a node during retiming.

Using cut-set retiming, one may enforce at least one delay element on each edge of the SFG, making it a systolic array. Node retiming is a special case of cut-set retiming where the cut set consists of all edges to and from a particular node in the graph.

- MA: Addison-Wesley, 1980.
- 2. H. T. Kung, Why systolic architectures, *IEEE Comput.,* **15** (1): 37–
- 3. S. Y. Kung, *VLSI Array Processors,* Englewood Cliffs, NJ: Prentice-
-
-