The motivation to use test structures is best captured by a statement made by Lord Kelvin in 1883: ''When you can measure what you are speaking about, and express it in numbers, you know something about it; but when you cannot measure it, when you cannot express it in numbers, your knowledge is of a meager and unsatisfactory kind.'' This philosophy has been employed in semiconductor manufacturing to quantify the process in terms that relate to fabrication performance and facilitate transfers to new locations. The test structures can be deployed in-line as well as at end of line electrical testing, where subcircuit components are tested, and are now viewed as an essential diagnostic and control tool during fabrication processing. Since a test structure is designed to relay information about the particular process or device in question, a universal test structure does not exist. Consequently, this article presents a subset of the more commonly applied test structures, though it must be acknowledged that as new circuits are devised so too must new test structures be created.

SHEET RESISTANCE

The most fundamental measurement made in semiconductor testing is that of resistance. Three terms arise when describing this: resistance, resistivity, sheet resistance. These are frequently (and mistakenly) interchanged. The *resistivity* of a material, usually denoted by ρ , with units of Ω -cm, is a property of, and unique to, that material. The relationship of resis-

tivity to resistance and sheet resistance is shown in Fig. 1. Passing a current between faces A and B and measuring a voltage V_{AB} yields a *resistance* value, $R = V_{AB}/I_{AB}$. For a given thickness of material, T , a quantity, R_s , the *sheet resistance*, can be defined as $R_{\rm s} = R/T$. In semiconductor processing, the value *T* is defined by the layer thickness, such as polysilicon or metal, or the diffused layer defined by the junction depth. The sheet resistance may vary in the vertical plane, particularly for diffused resistors, and is given by

$$
R_{\rm s} = \frac{1}{\sigma} = \frac{1}{\frac{1}{T} \int_0^T qC(z) \mu(z) dz}
$$

where σ is the conductivity, $C(z)$ is the carrier concentration in the *z* direction, *q* is the charge on an electron, and $\mu(z)$ is the carrier mobility. The practical implementation of this is seen in the Greek

tivity of an arbitrary shape can be measured without knowing is as follows: the current flow pattern providing the contacts are small and
placed on the circumference of the sample and that the sam-
ple is constant in thickness and contains no isolated holes. A
current, I_{ab} , is applied between age, V_{cd} , is measured between c and d. A value, $R_{ab,dc}$, is de-
fined as $(V_a - V_a)/I_{ab}$. Similarly, $R_{b,dc}$ is defied as $(V_a -$ voltage $V_{dc}(-I)$ between terminals c and d. fined as $(V_c - V_d)/I_{ab}$. Similarly, $R_{bc,da}$ is defied as $(V_a V_d$ /*I*_{bc}. The resistivity can be expressed as 3. Force current $I_{ad}(+I)$ *into* terminal a and *out of* terminal

$$
R_{\rm s} = f \left[\frac{\pi TR(\pm I)}{\ln 2} \right]
$$
 and b.

where *f* is a function of the ratio R_{abcd}/R_{bcd} only and satisfies voltage $V_{bc}(-I)$ between terminals c and b.

$$
\cosh\left[\frac{r-1}{r+1}\frac{\ln 2}{f}\right] = \frac{1}{2}\exp\left(\frac{\ln 2}{f}\right)
$$

where

$$
r = \frac{(V_{\text{dc}} + V_{\text{cd}})(I_{\text{da}} + I_{\text{ad}})}{(I_{\text{ab}} + I_{\text{ba}})(V_{\text{cb}} + V_{\text{bc}})}
$$
 the 90° position resistance is

Figure 1. Current is forced into face A and out of face B. The meaness, *T*, of the block. the offset voltages are negligible.

Figure 2. (left) Standard van der Pauw structure. The resistance at the center of the cross is measured using the 4 contact pads, A, B, C, D; (right) alternative van der Pauw structure. The larger block in the middle lessens the sensitivity to non-uniformities in the film.

The procedure used to measure resistivity was advanced cross structure [Fig. 2(left)] and provides a procedure for mea-
by L. J. van der Pauw (1), who showed that the specific resis-suring sheet resistance (2). The commonl suring sheet resistance (2) . The commonly adopted procedure

-
-
- d, and measure a voltage, $V_{bc}(+I)$, between terminals c
- 4. Force a current $I_{ad}(-I)$ *into* d and *out of* a, and measure

The first two measurements yield the value of the zero degree resistance as

$$
R_0=[V_{\rm dc}(+I)/I_{\rm ab}(+I)+V_{\rm dc}(-I)/I_{\rm ba}(-I)]
$$

(Note that both $V_{dc}(-I)$ and $I_{ba}(-I)$ are negative.) Similarly,

$$
(I_{\rm ab}+I_{\rm ba})(V_{\rm cb}+V_{\rm bc}) \hspace{3.7cm} R_{90}= [V_{\rm cb}(+I)/I_{\rm da}(+I)+V_{\rm cb}(-I)/I_{\rm da}(-I)]
$$

(Note that both $V_{ch}(-I)$ and $I_{de}(-I)$ are negative.) The average resistance is given by

$$
R=[\mathcal{R}_0+\mathcal{R}_{90}]/2
$$

Using the van der Pauw theorem, the sheet resistance is given as

$$
R_{\rm S} = f[\pi R(\pm I)/\ln\,2]
$$

where *f* is as defined previously and is usually taken as 1. In fact, f is related to F_A , the asymmetry factor by

$$
F_{\rm A} = [R_0(\pm I) - R_{90}(\pm I)]/R(\pm I)]
$$

If F_A is less than 10%, f is found to be within 0.1% of *I*. Two other useful parameters can be calculated. F_0 is defined as

$$
F_0=\frac{\text{abs}[R_0(+I)-R_0(-I)]+\text{abs}[R_{90}(+I)-R_{90}(-I)]}{2R(\pm I)}
$$

sured resistance is a function of the length, *L*, width, *W*, and thick- F_0 is the zero offset factor and should be small to ensure that

to establish the Ohmic regime. To quantify this, a linearity width of a patterned uniform conducting film whose length is

$$
F_{\rm L}=\frac{R(\pm nI)=R(\pm I)}{R(\pm I)}
$$

where *n* is an integer. This region exists between the low-
level noise and the high current joule heating and may rea-
level noise and the high current joule heating and may rea-
level width, whereby three sigma values a grain structure, the size of the grains can lead to highly variable results when the grain size is greater than the line- $W = R_{\rm S} L_{\rm AB} \frac{^{8}S}{V_{\rm M}}$

Though not a test structure itself, a silicon sample is often
measured using a four-point probe to determine the resistiv-
Some general rules regarding the taps should be observed: ity and, from van der Pauw's work, the sheet resistance. A
current source forces current through the outer two probes,
which are co-linear with the inner two probes, which them-
2. All voltage taps should be identical in which are co-linear with the inner two probes, which themselves are used to measure voltage. The resistivity is given by 3. Voltage taps should be on the same side of the line.

$$
\rho = \left(\frac{\pi d}{\ln 2}\right) \frac{V_\mathrm{M}}{I_\mathrm{S}}
$$

$$
R_{\rm S} = \left(\frac{\pi}{\ln 2}\right) \frac{V_{\rm M}}{I_{\rm S}}
$$

$$
\left(\frac{\pi}{\ln 2}\right)
$$

The width of a conducting line is one of the critical measurements in semiconductor metrology. The SEMI (Semiconductor and Equipment Materials International) definition of linewidth states "at a given cross-section of the line, the distance between the air-line material boundaries at some specified height above the interface between the patterned layer in which the line is formed and the underlying layer." Further, it is acknowledged that the result is dependent on the method used to measure the linewidth, be it optical, electrical, or by electron microscopy, which in itself poses a difficulty in defining linewidth standards (4). Routinely measured by optical systems, the linewidth is usually correlated to the distance between two points in output signal of the measurement equipment, and the expression "full width at half maximum'' is often employed to identify these points. The electri- **Figure 3.** A Linebridge structure to measure electrical linewidth.

It is essential when performing resistance measurements cal linewidth is defined as ''the effective conductive path factor, F_{L} , may be calculated as typically much larger than its width." The conducting line may suffer from edge roughness and variable slope, which *Fi* will likely be captured by the optical and scanning electron microscope (SEM) methods as these focus on a small section

$$
W = R_{\rm S} L_{\rm AB} \frac{I_{\rm S}}{V_{\rm M}}
$$

-
-
-
- 4. The tap should extend on one side of the line only.
- 5. The tap should be placed more than twice the channel width from a discontinuity.
- and so the sheet resistance is given by 6. Tap width should be as small as possible, provided that overetch does not cause the structure to fail.
	- *R*. The tap length should be greater than half the width.

The factor The length of the line is usually drawn at least one order of magnitude greater than the width. The split cross bridge structure (5) is a variation of the standard bridge and is a self-verification structure as it uses the pitch, which must reis the conversion factor $(= 4.53)$ often quoted in commercial main constant, as an assurance tool. There may, however, be a difference between the width of an isolated line and one of a series of parallel lines, designed herent in all of this is the assumption of uniformity in the **LINEWIDTH** lateral dimension, though deviations from the above theory

line in question, enabling bridge lengths to be decreased and

of the features caused by the fabrication process (7). Optical misalignment structures are discussed in a following section.

A variety of electrical test structures is available: the van der Pauw [Fig. 4(a)], the differential linebridge (referred to in a slightly different form as a Stickman structure) [Fig. 4(b)], and the sliding wire potentiometer [Fig. 4(c)].

As with the measurement of linewidth, the effects of the voltage taps can be mitigated to produce very high precision structures, accurate down to nanometer level on the sliding wire potentiometer, that have been quantified and incorporated into the *MOATS* test structure (8). Approximate comparisons suggest optical reproducibility of 10 nm compared to MOATS values of <10 nm uncertainty and <2 nm reproducibility for conductive films. A variety of other techniques exist to measure registration. Optical and electrical verniers are commonly used. Electrical verniers rely on digital measurements that quantify the misalignment by testing for electrical continuity and offer ease of testing but suffer from high pad count—a problem common to all alignment structures generally. Standard electrical verniers provide $(N - 1)$ connections for the use of *N* pads. The incorporation of diodes to passive electrical verniers can increase this to $N(N - 1)$ (9) by using the diodes to restrict the flow through parallel parasitic paths in the vernier.

In the case of polysilicon gate to active area misalignment, the structures are not electrically connected, but polysilicon can be biased to switch off the channel and the standard differential line bridge used. An alternative approach is to employ nonorthogonal intersection of the polysilicon to the active area, which can increase sensitivity by altering the angle of overlap (10). For diffused emitter-base registration, a modified bridge potentiometer can use the difference between intrinsic and extrinsic base regions to quantify alignment (11).

CONTACT RESISTANCE

Ohmic contacts between metals and semiconductors are defined as interfaces that possess current-voltage characteris-
tics with a linear region for both directions of current flow sults should be averaged. Symmetrical conditions yield the y misthrough the contact over a wide range of temperatures. How- alignment. (b) The differential linebridge. (c) Sliding wire potentiever, to be useful in semiconductor applications a further cri- ometer.

can exist and sheet resistance itself can, in some circum- terion is that the resistance must be sufficiently small such stances, be width dependent. The line-shortening effect of the that the effect on device performance is negligible. The convoltage taps on the extracted width can be compensated by tact resistivity, ρ_c , is defined as the ratio of the voltage across the addition of dummy taps (6), which lie either side of the the layer, v_c , and the current density there, j_c , and is measured in Ω -cm². (The contact resistance, R_c , is defined as the tap widths to be arbitrarily increased. This powerful feature contact resistivity per unit area.) A common approach to asmeans that short lines can be measured; thus local effects sess contact resistance has been to measure the resistance of such as nonuniformities in the line can be evaluated. a series of connected contacts in a so-called contact chain, and, using the known values of sheet resistances of the two MISALIGNMENT

MISALIGNMENT

MISALIGNMENT

MISALIGNMENT

MISALIGNMENT

MISALIGNMENT

MISALIGNMENT

MISALIGNMENT

MISALIGNMENT

DISALIGNMENT

Procedure suffers the limitations of a non-Kelvin mea-Layer-to-layer alignment (or registration overlay and feature
placement) is critical in many cases, and several techniques
exist to measure this. While optical instruments are the pre-
ferred tool to measure overlay where

rated by a much greater distance. Current is forced and volt- nated target; others may employ interferrometric techniques.
age measured, to produce three resistance values. The total Optical verniers are also routinely use age measured, to produce three resistance values. The total resistance, R_t , is given as alignment of one layer to the previous can be read directly

$$
R_{\rm t}=R_{\rm S}\frac{L}{W}+2R_{\rm c}
$$

$$
R_{\rm c} = \frac{R_1 L_2 - R_2 L_1}{2(L_2 - L_1)}
$$

$$
R_{\rm S} = \frac{(R_2 - R_1)W}{(L_2 - L_1)}
$$

 2 or 4) and one upper (tap 6). By averaging these results con-

The measured contact resistance is affected by the config- need for measurement equipment.

The measurement equipment and the contact window. To com-

Akin to this is the Murray dagger (13), which comprises a uration of the oversized area at the contact window. To com-

Density to this is the Murray dagger (13), which comprises a

pensate for misalignment, the conducting layer is oversized wedge cut into a single layer such tha pensate for misalignment, the conducting layer is oversized to accommodate the contact window. If the oversize is main- calibrated to its position along the wedge. The size of the tained in the linewidth, then the structure is defined as L opening, then, is simply read from the calibrated scale along type. If the oversize exists solely around the contact window, the side and any variations in the pattern transfer procedure then the structure is defined as D type. Both structures exag- result in a change in the position of the end of the wedge. gerate the contact resistance, an effect more noticeable at low Recent developments have employed the use of holograms sented, but it requires two masks to define the lower layer.

ducting structures and are generally preferred because of the immature compared to the more established automation and interpretation optical has yet to find widespread use. advantages of speed, automation, and interpretation, optical

SEMICONDUCTOR MANUFACTURING TEST STRUCTURES 123

test structures do not suffer from this limitation. (Correlation between the two is often desirable.) Optical structures are necessary to align layers and can be used to measure the very same alignment. Commonly used structures are the box-inbox, frame-in-frame, and bars-in-bars devices, all of which place an outer square on the first photo and an inner square **Figure 5.** The Berger contact resistance structure. $\frac{1}{2}$ on the second photo. The misalignment can be accurately quantified by the relative offsets measured in the *x* and *y* directions. The measurement techniques of available tools vary: contacts are placed close together, while the third is sepa- Some systems analyze a pixel image of a uniformly illumifrom the printed image.

R Checkerboard structures, made up of incremental overlay of identically sized squares, are often used as a resolution as-Similarly, the separately measured resistances R_1 and R_2 can
sessment and etch monitor. Here squares of a particular size
are designed in off-set columns such that the bottom corner provide *R*_c and *R*_S as α are designed in off-set columns such that the bottom corner of another. This column pair is duplicated in the $+x$ direction, simultaneously incrementing the size of the square by a small predetermined unit, and in the $-x$ direction, reducing the square size by the same amount. In all cases the pitch is maintained, so that the degree of overlap and underlap varies in a linear fashion. Alternatively, the six terminal cross Kelvin structure shown Since the human eye is particularly adept at picking out in Fig. 6 can be used to measure R_c as well as evaluating the straight lines, the column that shows the squares just touchcontact layer uniformly. Current is forced from the lower ing is easily identified. If an overetch has occurred, then the layer (taps 1 or 3) through the contact to the upper (tap 5), line of contact moves to the right by that amount of overetch, and voltage is sensed via two different pads, one lower (either which in turn is related to the designed overlap increment.
2 or 4) and one upper (tap 6). By averaging these results con-
This structure can be easily calibr tact misalignment errors can be minimized. etch measurements are made and subsequently used with no
The measured contact resistance is affected by the config- need for measurement equipment.

 ρ_c values. A self-aligned six-terminal structure has been pre- (14) to yield information on the pattern transfer process. This sented, but it requires two masks to define the lower layer, has the advantage of employing actual circuit and can be applied to nonconducting layers such **OPTICAL STRUCTURES** as photoresist. By comparing the characteristics of a holo-
graphic image to the expected image, a fast response can be While electrical techniques are generally applicable to con-
direction of the simple test set-up. However, this process is
ducting structures and are generally preferred because of the immature compared to the more establi

RELIABILITY

Device reliability is generally accepted as following the bathtub trend, with high infant mortality followed by a low failure rate over a long period of time before finally reaching wearout. (Plotting the number of failures against time follows a "U" or "bathtub" shape.) Predicting the lifetime of these devices using accelerated testing is a particularly difficult task as the end result is, in essence, statistical in nature. Accelerating factors include temperature, electric field, current density, moisture and chemical contamination, and mechanical stress. Many test structures make use of an Arrhenius relationship of temperature **Figure 6.** The six-terminal contact resistance structure. and reaction rate. Fast techniques have been developed

to evaluate the metal system and are known by their acronyms:

- TRACE—Temperature-ramps Resistance Analysis to Characterize Electromigration
- BEM—Breakdown Energy of Metal
- SWEAT—Standard Wafer-level Electromigration Acceleration Test
- WIJET—Wafer-level Isothermal Joule heated Electromigration Test
- CAFÉ—Constant Acceleration Factor Electromigration.

All suffer from the lack of confidence in extrapolation of re- **Figure 8.** The Tower of Babel structure. sults to long-term prediction.

A common failure of metal tracks is electromigration (EM), caused by momentum transfer as electrons collide with
atoms. While the electrons themselves do not possess enough
energy to cause the atom to relocate to an adjacent vacancy
site, they do increase the probability. Because

$$
\frac{1}{\mathrm{MTF}} = A J^n \exp \left[\frac{-E_\mathrm{a}}{kT} \right]
$$

where E_a is the activation energy, J is the current density, k maintaining the low thermal gradient at that point but in-
is Boltzmann's constant, T is the absolute temperature, and
at is a constant. The value of through Joule heating, only a common stress can be defined **Dielectric Breakdown** using self-heated structures. Typically an acceleration factor is calculated as the ratio of the MTF for two different current Dielectric breakdown can be achieved through voltage or cur-
and temperature conditions. This acceleration factor is then rent ramping. Usually applied to thi and temperature conditions. This acceleration factor is then rent ramping. Usually applied to thin gate oxides, the test
held constant for different tests.
Structure comprises of a capacitor that is stressed under cer-

between taps may reduce defect sensitivity and large thermal a variety of ways. gradients may occur at the transition between regions. The As a defect monitor, an array of capacitors is necessary

Each segment contains one or more lines of equal width, with the segments indexed until the last contains lines that are each carrying a small proportion of the total current, thus

ld constant for different tests.
In its simplest form the American Society for Testing and tain hias conditions. Breakdown can be a function of time In its simplest form the American Society for Testing and tain bias conditions. Breakdown can be a function of time,
Materials (ASTM) EM test structure forces a current along a voltage or current and is used to monitor oxi Materials (ASTM) EM test structure forces a current along a voltage, or current and is used to monitor oxide quality. Low-
long (on the order of 1 mm) metal track and measures the voltage breakdowns signify pinholes in the long (on the order of 1 mm) metal track and measures the voltage breakdowns signify pinholes in the oxide, with later voltage using Kelvin taps. A modification of this is seen in the breakdowns identified with weak spots a voltage using Kelvin taps. A modification of this is seen in the breakdowns identified with weak spots and the final group
SWEAT structure (Fig. 7), in which the reduced line length assessing the oxide quality. This test s assessing the oxide quality. This test structure is applied in

lines under test must be greater than one Blech length (de- and a suitable algorithm is required to provide statistical vafined as the threshold value of the product of the length and lidity. A modified form of the capacitor has been implemented current density at which EM ceases to occur) and may be as a wafer surface charge monitor (CHARM) applied to imheated by polysilicon resistors. The test is controlled by a pre- plant and etch processes in which a potentially damaging plasma is present. The device structure of the CHARM monitor is a floating-gate MOS EEPROM transistor with a thin oxide between the floating-gate electrode and source. The structure is further enhanced by the addition of a large charge-collecting metal plate. Analogous to this are the an-**Figure 7.** The SWEAT structure. tenna structures, which compare edge effects and area effects periphery/area ratio. This is particularly useful in monitoring and subsequent variations on these. gate oxide thinning at the LOCOS edge by alternating the fingers of the antenna with the gaps in the diffusion regions or at the gate edge by running the stripes over one large diffusion. Often reference devices are used, which are formed by shorting the gate and other terminals through the use of fuses, creating equipotentials that prevent charge buildup. where *D* is the defect density, *A* is the critical area, and α is The fuses can be blown once processing is complete. Defects a constant between 0 and 1. The fuses can be blown once processing is complete. Defects in the gate oxide may not produce instant breakdown, but Ideally the test structure should reflect the chip itself, and rather cause a thinning of the gate, thus increasing the elec- the most efficient way to generate the test vehicle is to deconstric field and accelerating the wearout of the oxide. truct the process and build a monitor that can identify each

structure in a variety of different applications. The first of shows such a structure that can test for track continuity and these assesses oxide integrity by simple breakdown tests or track shorting. This serpentine or meander structure can be by the standard reliability tests. A second application exam- adapted to examine contact defects and junction leakage and ines mobile ion drift through the oxide and is used to evaluate maintains the philosophy of the Kelvin design. Further, the process cleanliness. The device is fabricated on a test wafer structure can be easily modified to examine step coverage and typically using only two or three process steps, and a voltage interlayer shorts. sweep is made and the capacitance measured. Since the Electron microscopy can be employed in the analysis of doped silicon will invert at a particular sweep voltage, form- these yield type structures, using voltage contrast to distining a variable capacitor in series with the oxide capacitor, a guish between charged floating conductor shapes from characteristic capacitance-voltage (CV) trace is observed. charge-drained grounded shapes in terms of visual contrast Heating the sample while applying a voltage a stress will re- and thus combined with a knowledge of the circuit structure locate charged contaminant in the oxide and alter the subse- highlight the location of the defect. This has the advantage quent CV profile, thus quantifying the amount of mobile ions that it can be used *in-line,* prior to probing capability, and produced during the processing. Further information on the provides resolution beyond that of optical structures. Further, condition of the oxide/silicon interface can be obtained using since it checks for electrical connectivity, nonkiller defects are the same technique. **ignored** (though the potential for the defect to *become* a killer

Since the CV profile is formed by first depleting and then defect is always present). inverting the underlying silicon, it is possible to perform dop- Silicon-level defects are best examined using parallel ant profiling using this technique. This has proved popular for arrays of transistors, incorporating electrical commonality, three important reasons: It measures the electrically active and can be used to examine dielectric and junction leakage. profile, is nondestructive, and can be easily automated. The Memory devices such as SRAMs (or DRAMs) are commonly theory assumes the validity of the *depletion approximation* used vehicles that can operate in this mode and identify the and is consequently limited to an accuracy of a few deBye location of the defect to the accuracy of the size of the SRAM lengths of the surface, severely limiting its application to deep itself. A standard approach is to fabricate a batch of SRAM submicron devices. wafers at a predetermined frequency. Another approach is to

YIELD STRUCTURES

Since the problem of yield prediction is statistical in nature, yield test structure design must incorporate placement, frequency, and interpretation of the data as part of the overall picture. As well as quantifying the defects, it is essential to identify the location, the size, and the step in the process at which they appeared. Consequently a prioritization becomes necessary, with a Pareto-style approach to tackle the problems in a systematic order. The transistor yield can be modeled as function of the chip area and feature size (or critical
area in the chip), the chip size, and the size and number of
the size and number of between 3 and 4. Open circuit signifies a break in the track. Bridging
the

Poisson distribution have resulted in commonly used models 6 and 8).

by splitting the large plate into fingers, thus altering the such those produced by Stapper and by Murphy, as shown,

Poisson
$$
Y = \exp(-DA)
$$

Stapper $Y = (1 + DA/\alpha)^{-\alpha}$
Murphy $Y = (1 - \exp(-DA))/DA$

layer. Many yield structures consist of a large meandering track (often simply referred to as a meander) of electrically con- **Capacitance-Voltage Structures** tinuous material and rely on detecting an open or short circuit The metal-oxide-silicon capacitor is frequently used as a test condition caused by the presence of a killer defect. Figure 9

Variations on these techniques can be applied to the same locate test drop-ins at discrete points over the wafer, sacrificstructure, including current-voltage, *I-V*, and capacitance- ing silicon real estate on each product wafer and intertime, *C-t*, tests. Reference 15 provides a comprehensive text preting the results to provide information on the rest of the on the subject. wafer. About 2 to 10 drop-ins are common, and recent results suggest that placement should be around the edge of

Evolutionary refinements to the first approximation of a current between 1 and 3, and 3 and 4 (similarly between 5 and 6, and

tates successful design. The designer simulates the circuit be-(e.g., the transistor threshold voltage is a function of the pro-
cessing. To supply these numbers, parameter extraction is *Device matching* is critical for precision analog applications vices and process of model fitting follows. The transistor is modeled. Many different models exist, though the test struc-

ployed to identify the geometry dependence of the parame- match related to nonrandom errors caused by such compoters, the difference between the drawn and fabricated sizes, nents as asymmetrically placed transistors or linearly graded and the separation of edge and periphery effects. This ap- parameters across mask and/or wafer. For stochastic misproach assumes a validity in geometric scaling of devices. For match, the general mismatch law, which states that the stan-MOS devices this usually means an array comprising the gate dard deviation of the percentage change in measured parame-
length and gate width (Fig. 10), and for bipolar devices the ter is inversely proportional to the squa length and gate width (Fig. 10), and for bipolar devices the emitter length and emitter width. It is desirable to include guides the designer toward "larger is better," though the presminimum-size transistors and reduce this further by the vari- ence of a systematic variation may work in opposition to this ation seen in the fabricated dimension. Common contacts can rule. Evaluation of matching is usually performed by placing be made for the gate and the source (or collector), and it is devices close together (as they would be in actual design) or preferable to orient the structures in the same direction to built up by common centroid cross-coupled pairs, as demonminimize any systematic discrepancies. If nonstandard struc- strated by the QUAD layout, in which the matched pair is tures are used in the design, it is essential to include these in split into four unit devices, diametrically opposed such that

the wafers and at the center. Test structures placed in the the test chip, where cell library components are often also scribe lines offer the advantage of whole wafer mapping but incorporated, as are high-frequency characterization strucsuffer from area constraints. The large array typically re- tures using unique pad connections for two-port measurequired by yield monitors can be divided into subchips in an ments and using microwave probes and including dummy approach that uses fast digital testing to locate and identify structures to de-embed parasitic inductances and capacidefect type between conducting layers (16). tances. While the approach of varying transistor sizes is common, it is not unique: Another approach is to use one transistor only, to extract parameters to fit to the model, since it can **PARAMETER EXTRACTION** be argued that the relationship of the special structures used for measurement to the transistor is open to interpretation. Perhaps the most important test structure is the transistor. Though parameter extraction provides a set of values for the Knowing the fundamental transistor characteristics and tun- CAD model, the results are often single valued. To predict the ing them to the computer-aided design (CAD) model facili- circuit performance, knowledge of the statistical spread of the tates successful design. The designer simulates the circuit be- parameters is essential, which resul fore the design is fabricated. The simulation tool uses a set of task of making many measurements and subsequent curve equations which describes the behavior of the devices used in fitting. The resulting distribution of SPICE model parameters the circuit. The numbers used in the model equations depend can then be employed to evaluate circuit corner models, enon the technology or process used to fabricate the devices suring successful circuit operation at all points in the fabrica-

cessing). To supply these numbers, parameter extraction is *Device matching* is critical for precision analog applications
nerformed whereby measurements are made on discrete de-
such as A/D or D/A converters) and will be performed, whereby measurements are made on discrete de- (such as A/D or D/A converters) and will be exacerbated par-
vices and process of model fitting follows. The transistor is ticularly for advanced audio and video mix the focus of the bulk of the work, but all discrete devices are The degree of mismatch is a function of the device layout, and modeled. Many different models exist, though the test struc- so the array used for parameter ex tures used to extract these parameters show a greater degree for use in quantifying matching. Generally, MOSFET matchof commonality (17). ing is attributed to two sources: stochastic mismatch related Typically a range of standard transistor geometries is de- to random physical spatial variations and systematic mis-

one matching transistor is actually an average of two of the four available.

SUMMARY

While the common areas of test structure design have been reported, a plethora of application-specific test structures exist. The fields of sensors and micromachining are examples of this, producing many novel structures. As technologies evolve, so too do test structures and they are therefore likely to remain an essential tool in semiconductor fabrication.

BIBLIOGRAPHY

A comprehensive source of references is to be found in the Proceedings of the International Conference of Microelectronic Test Structures, sponsored by the IEEE Electron Devices Society.

- 1. L. J. van der Pauw, A method of measuring specific resistivity and Hall effect of discs of arbitrary shape, *Philips Res. Rep.,* **13**: 1–9, 1958.
- 2. M. G. Buehler et al., *J. Electrochem. Soc.,* **125**: 645–650, 1978.
- 3. J. M. David et al., *J. Electrochem. Soc.,* **125**: 645–650, 1978.
- 4. M. W. Cresswell et al., *Integ. Cir. Met., Insp. Proc. Cont.,* **VIII** (2196): 512, 1994.
- 5. M. G. Buchler et al., *IEEE Trans. Electron Devices,* **ED-33**: 1572– 1579, 1986.
- 6. R. A. Allen et al., *IEEE Electron Device Lett.,* **13**: 322–324, 1992.
- 7. M. W. Cresswell et al., *IEEE Trans. Semicond. Manuf.,* **10**: 250, 1997.
- 8. R. A. Allen et al., Voltage-dividing potentiometer enhancements for high-precision feature placement metrology, *Proc. IEEE 1992 Int. Conf. Microelectron. Test Structures,* 1992, pp. 174–179.
- 9. D. Morrow et al., A new improved electrical vernier to measure mask misalignment, *ESSDERC 90,* 1990, pp. 85–88.
- 10. M. Syrzycki, *Electron. Letts.,* **26** (14): 1009–1011, 1990.
- 11. M. Fallon et al., A novel test structure to measure emitter-base misalignment, *Proc. IEEE 1997 Int. Conf. Microelectron. Test Structures,* 1997, pp. 156–158.
- 12. H. H. Berger, Contact resistance and contact resistivity, *J. Electrochem. Soc.,* **119** (4).
- 13. K. Murray, Measuring dimensions using Murray daggers, *Semiconductor Int.,* **5** (12): 69–73, 1982.
- 14. Real time determination of interconnect metrology, *Proc. SPIE,* **2874:** 36–41, 1996.
- 15. A. E. H. Nicolliah and A. J. Brews, *MOS (Metal Oxide Semiconductor) Physics,* New York: Wiley, 1982.
- 16. C. Hess et al., Control of application specific interconnection on gate arrays using an active checkerboard test structure, *Proc. IEEE Int. Conf. Microelectron. Test Structures,* 1996, pp. 55–60.
- 17. P. Antognetti et al., *Semiconductor Device Modeling with SPICE,* New York: McGraw-Hill, 1988.

MARTIN FALLON National Semiconductor (U.K.) Ltd.

SEMICONDUCTOR MEMORIES. See SRAM CHIPS. **SEMICONDUCTOR PHASE SHIFTERS, MICRO-**

WAVE. See MICROWAVE PHASE SHIFTERS.

SEMICONDUCTOR PROCESS CONTROL. See Pro-CESS CONTROL.