tionality has drastically changed human lifestyles and ele- wafer. Each field contains one or more die, where each die vated living standards around the world. The key process in will become an integrated circuit, or chip, when fully manuthe manufacturing of semiconductor circuits is optical lithog- factured (Fig. 3). The wafer is then used in either the etch or raphy. As such, improvements in optical lithography have implant process. The etch process uses the polymer as a mask
been the driving force behind the extraordinary advances in to pattern underlying material layers (Fig. been the driving force behind the extraordinary advances in integrated circuit performance for 30 years (1) (Fig. 1). The layers of materials are used to build transistor and interconnumber of elements in a circuit has been doubling every eigh- nect features. The implant process uses the patterned photeen months (Moore's law), and computational power has toresist as a mask to control the positioning of dopant ions been increasing even faster (1). Semiconductor industry prod- implanted into the wafer substrate (Fig. 5). This positioning uct roadmaps show this trend continuing (2), or even acceler- of the dopants strongly impacts the final device and circuit ating in the near future. However, many pundits are pre- characteristics. dicting that optical lithography improvements are coming to The optical lithography process is repeated for each field of an end. Optical lithography appears to be reaching hard phys-each layer on each wafer for advanced s an end. Optical lithography appears to be reaching hard phys-

of semiconductor devices. The patterning of materials in mul- rately across a field with precise layer-to-layer placement, or tiple layers builds the transistor devices and interconnections overlay, and low defectivity. How well the optical lithography that make up integrated circuits (4). The material patterning process meets these challenges greatly impacts the producstep is made up of four separate but critically related pro- tion of an integrated circuit (IC) product and its performance.

cesses: design, reticle, optical lithography, and etch/implant. In the design process, the desired patterns are created in a computer database. The database specifies the size, shape, and position of all features on each layer of the pattern. Design rules for each product generation determine size and placement limits on features in the design to ensure printability (5). The minimum feature size patterned determines the generation label. Currently, the $0.25 \mu m$ generation is in full production with the 0.18 μ m generation just beginning initial production.

The database patterns are transferred to an optical mask, or reticle, during the reticle process. The patterned reticle contains clear and opaque regions, corresponding to the design pattern. The optical lithography process uses light to transfer the reticle pattern to a photosensitive polymer layer, **PHOTOLITHOGRAPHY** the 'photoresist, on a semiconductor wafer that contains material layers to be patterned (Fig. 2) (6,7). Optical lithography The meteoric rise of semiconductor integrated circuit func- transfers the reticle pattern sequentially to the fields on the

ical limits (3). How much farther will this technology extend facturing. The number of patterning layers per wafer is typisemiconductor patterning? This article lays the groundwork cally 10 to 20. The number of wafers patterned in a single for answering this question by explaining terms and concepts high-volume fabrication plant, or fab, can be many thousands in the optical lithography process; the possibilities and chal- per week. Each correctly manufactured die contains a precise lenges for extension; and the possible successor technologies. and valuable semiconductor circuit. Therefore, the challenges Optical lithography plays the major role in the patterning of optical lithography are to define patterns quickly and accu-

Figure 1. Year of introduction for DRAM technologies showing device memory capacity and minimum feature size. Also shown are the lithographic technologies used to manufacture each generation.

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright © 1999 John Wiley & Sons, Inc.

Figure 2. Idealized schematic of optical lithography exposure process. The pattern on the reticle is optically transferred to a photosensitive polymer film, or photoresist.

Specifically, optical lithography performance directly affects device properties such as current drive, current leakage, gate delay, size, and interconnection resistance (8); circuit properties such as area, power dissipation, defectivity, speed and

a multiple die reticle. The notch at top provides orientation to the manufacturing equipment during processing. the stack of layers, including the semiconductor wafer itself,

FIGURE 1999 FIGURE 1999, THE COLUMN 2009 FIGURE 1999 FIGURE 1.1 Idealized schematic showing the role of photoresist in the etch process.

(9); and production properties such as wafers processed per hour, or throughput, process complexity, process development time, die cost, yield, material costs, tool costs, and overall factory cost (10). The success of an IC device, both technical and financial, is strongly determined by the capability of the optical lithography process.

OVERVIEW OF OPTICAL LITHOGRAPHY

The optical lithography process can be defined as the method by light which tools, materials, photoresists, and environment are combined to create patterned photoresist wafers. The optical lithography process is composed of multiple complex subprocesses. These can be classified as wafer substrate preparation, alignment, exposure, development, and metrology. Each subprocess has unique tools, materials, and process steps. The subprocesses are tailored to comprehend design, reticle, optical lithography, and etch/implant process interactions to produce optimum final (etched or implanted) patterning results. In this section, we will assume that the design and reticle processes are completed and introduce the lithography Individual die subprocesses in greater detail.

Figure 3. Semiconductor wafer being patterned lithographically by In substrate preparation, the wafer surface is prepared for a multiple die reticle. The notch at top provides orientation to the photoresist, or resist, a

leaving final implant pattern

Figure 5. Idealized schematic showing the role of photoresist in the implant process.

on which the resist is applied. The etch or implant process will use the resist to pattern the top layer(s) of material. The wafer is first carefully cleaned to remove any potential contaminants. The wafer surface is then treated with an adhesion promoter before a liquid coating of resist is applied (11). The newly coated wafer is heated, or baked, to remove solvents in the resist and create a physically stable polymer film (11). This is known as the prebake, postapply bake, or softbake step. These operations are performed on a coat and develop tool, a coater track or track. After the substrate is prepared, the wafer is then transferred to an exposure tool, a step and repeat tool or stepper, which is essentially an imaging camera (3). The stepper contains the reticle, an exposure source, imaging optics, and an alignment system. In alignment, the reticle pattern is aligned to the pattern of a previously patterned layer at each wafer exposure field (Fig. 6). Dedicated features on the reticle and on a previously patterned layer are used by the alignment system to ensure accu-

After alignment, the stepper is used to expose each field on coated film stack. The condenser and projection optics are each ap-
the wafer to transfer the reticle pattern to the resist. During proximated by a single lens. the wafer to transfer the reticle pattern to the resist. During proximated by a single lens. The projection lens numerical aperture exposure, light from the illumination source is shaped and is the sin of the largest angle

Figure 6. Cross-section view of ideal and nonideal alignment between features on adjacent layers of a device.

directed onto the reticle by the illuminator optics, or condenser. The light transferred through the reticle is focused onto the wafer by the projection optics (12) (Fig. 7). The wafer stage on the stepper moves the wafer into the correct alignment position for each field exposure. Shutters, or blades, restrict the exposure light to the correct wafer field. Sensors on the stepper ensure that the desired exposure energy and optimum wafer focus position are achieved. The clear and opaque patterns on the reticle create exposed and unexposed regions of photoresist. The photochemistry of the resist cre-

rate positioning before the image transfer occurs.
After alignment, the stepper is used to expose each field on coated film stack. The condenser and projection optics are each apple is the sin of the largest angle imaged by the lens onto the wafer.

ates large solubility differences to an aqueous developing solution between these exposed and unexposed regions (6,13).

After exposure, the wafer is transferred back to the track to be baked again, the postexposure bake (6,11,13,14). The postbake reduces the undesirable effects of thin film interference during exposure. In chemically amplified resists the postbake also acts to complete the chemical reactions initiated by exposure. The resist is then introduced to a developing solution, or developer (6,11,13). During development, the highly soluble resist areas are selectively dissolved away to produce the final resist pattern. The wafer is then rinsed in water to remove the developer solution completely. The resist pattern may be subjected to ultraviolet (UV) light and/or an additional bake, the UV bake or hard bake, to increase the resistance to the etchant used during the etch process or to high-energy incident ions in the implant process (15) .

After the resist pattern is formed on the wafer, the wafer may be inspected and measured to ensure correct processing (16). In the interest of throughput, only a small sample of the wafers and die on these wafers are typically investigated. If a problem is identified, the resist pattern on the wafer can be removed and re-created, or reworked. Once the inspection and metrology tests have been passed, the wafer is deemed correctly patterned with resist and allowed to continue on to the next process, either etch or implant. Additional inspections **Figure 8.** Example of a layout design showing descriptions of feaand metrology are done after the etch to ensure that the final tures on two layers (solid and transparent features) and the design pattern was formed correctly. If correct, the patterning step grid of allowed feature vertices. is completed.

Many optical lithography issues impact whether a layer will locations. The size of the grid and the design rules be decembent to be correctly patternal. These include the de-
signard features size of the reticle pat-
eign

base, the description of the desired pattern features that will tures in the memory cell to be highly optimized for patmake up the circuit. The design describes the ideal size, ternability, yield, area consumed, and circuit performance shape, and relative position of all features on all patterning (20). Thus, for a given patterning or manufacturing capabil-

PATTERNING ISSUES PATTERNING ISSUES PATTERNING ISSUES placement of their vertices on a uniform grid of allowed vertex

Design
Design **Designed** feature types and local environment are extremely limited in An integrated circuit design contains, in a computer data- comparison to a logic design. These limitations allow the fea-

Figure 9. Example portion of a random logic design layout showing multiple patterning layers. Note the wide range of feature geometries.

Figure 10. Example portion of a memory design layout showing two patterning layers. The layout of the single memory cell is highly repetitive.

ity, design rules for a memory design may be more aggressive magnification factor. A large magnification factor makes the than for a logic design. The reticle features easier to manufacture but the design then

puter memory in a format optimized for the design process. feature sizes, the critical dimensions (CD), is still critical. Ret-Often this format is GDSII (also called GDS, Calma format, icle CD errors often use much of the overall wafer CD budget. or Stream format) (21). Before a design can be transferred Global CD sizing errors, all CDs deviating from their target onto a reticle, it must be translated into a format for control- size by the same percentage, can generally be compensated ling the reticle patterning tool. Typically this is the Mebes for by the wafer exposure dose and are of secondary imporformat (22). The process of translating the design into the tance (25). reticle patterning format is called fracture. Fracture also in- Random reticle CD errors can be classified as width, cludes any scaling of the design (sizing of the features and the length, or corner-rounding errors (24,26). Corner rounding is grid together), resizing of particular design features (sizing of the common inability of the reticle write process to reproduce the features only), addition of alignment features, and any the sharp edges of features in the design. Severe corner calibration structures (23). The calibration structures are rounding causes line shortening, a length error, typically on used by the metrology to determine the deviation from the narrow rectangular features. Reticle CD errors can be caused ideal alignment and sizing of the features on each patterned by variations in exposure energy, neighboring feature enviwafer layer (16). Once fracture is performed, the design data ronment (proximity), feature size, reticle substrate, reticle reare ready to be used in reticle manufacturing. sist variations, and chrome etch (24,26,27). Defects, typically

(24). It is used to pattern light in the optical lithography expo- pattern verification is done either with die-to-die (for multidie sure of a wafer field. A reticle is composed of clear and opaque reticles) or die-to-database inspection (24). If a defect is found, (typically chrome) regions on a glass substrate. In addition to and the majority of reticles contain these initially, an attempt the design pattern, the reticle contains alignment features, or will be made to repair the d the design pattern, the reticle contains alignment features, or will be made to repair the defect (24). Missing chrome spots marks, for the stepper to align the reticle to the wafer (16). can be filled in with vapor-deposi marks, for the stepper to align the reticle to the wafer (16). can be filled in with vapor-deposited metal. Unwanted chrome
The size of the reticle is typically 5 or 6 in. square (24). The pieces can be evaporated with a l reticle is patterned with the design at a reticle manufacturing The accuracy of the repair procedures is limited and may not factory, or mask shop. In this patterning, chrome is selec- be successful in all cases. The correct placement of features tively removed to define the pattern by a reticle lithography on the reticle is also critical. Most systematic placement erprocess. Reticles generally fall into two categories: bright field rors, e.g., all features offset by the same amount, can be cor- (where chrome features exist in a mainly clear background), rected for in the stepper during wafer exposure. However, and dark field (where clear features exist in a mainly chrome random reticle feature placement errors are a considerable

Reticles are also patterned with a resist exposure and sub- the difficulty of placement control. strate (chrome) etch process. However, the pattern to be Measurement of registration and CD errors is another im-
transferred is contained only in the fractured design data. portant reticle manufacturing step (24.28). Due The reticle exposure is typically performed by a scanning elec- restrictions, only a minute fraction of the features on each tron beam (E-beam) or optical laser tool, where the photore-
sist can be optimized for the exposure tool type. A round expo-
are typically made with an optical microscope using visible sure spot approximates the fractured design grid size. In a light. Once the inspection and metrology determine that the typical reticle exposure process, each design grid point that is reticle was correctly patterned, a pellicle is applied (24). The designed to be clear on the reticle is exposed by a beam spot. pellicle is a transparent film cover that keeps particles away The reticle exposure tools may have one or many scanning from the reticle surface and out of the focal plane of the light beams, but the reticle grid points are exposed individually. image during wafer exposure. Therefore, the effect of particles Therefore, the exposure time of a reticle $(\sim 1 \text{ h to } 10 \text{ h})$ is which land on the reticle is greatly reduced. After the pellicle much slower than the relatively instantaneous (1 sec) expoted by the period of the retic sure of a wafer field. Additionally, on many reticle writing in the wafer fab. tools the exposure time is linearly dependent upon the number of grid points in the design to be exposed. Thus, fine reti-
cle write grids and complicated patterns are often more ex-
Optical Performance

desired wafer pattern size (3) (Fig. 7). Common reticle magni- wafer substrate (3) (Fig. 7). During exposure, diffraction limification factors are $1\times$, $2\times$, $2.5\times$, $4\times$, $5\times$, and $10\times$. The reti- tations of the stepper optics transform the binary reticle patcle pattern is reduced by the magnification factor when im- tern into a smoothly varying light intensity pattern, or aerial aged onto the wafer. For advanced devices, accurately writing image. It is the interaction of the aerial image with the resist the features and placing them in correct relationship to each chemistry that allows the creation of resist patterns (Fig. 11). other is extremely difficult at $1 \times$ reticle magnification. Errors The goal of the stepper is to optimize the contrast and posiin feature dimension or placement on the reticle will affect tioning of this light image on the wafer. To image and align the wafer pattern, but these errors are also reduced by the these exposures correctly, the stepper requires many different

Regardless of the design type, the design is stored in com- takes up more area on the reticle. However, control of the

extra or missing chrome, can also cause CD errors, depending **Reticle Patterning The Consument Example 2018** when size and placement.
To ensure usability in wafer patterning, the reticle is in-

A reticle is an optical mask containing the design features spected for particles and to verify pattern correctness. The pieces can be evaporated with a laser or a focused ion beam. background) (16). **problem for overlay control (24).** Larger field sizes increase

> portant reticle manufacturing step $(24,28)$. Due to throughput are typically made with an optical microscope using visible. has been correctly installed, the reticle is sent to the stepper

pensive to pattern. A wafer stepper is a tool for illuminating a reticle with light Reticles are typically patterned at a larger size than the to transfer optically the reticle pattern to the resist on the

length filtered to one or more atomic transition lines at the focus and exposure latitude budgets actually incorporate a 436 nm (G-line) 365 nm (L-line) or 248 nm (deep ultraviolet number of process variations 436 nm (G-line), 365 nm (I-line), or 248 nm (deep ultraviolet, number of process variations, many unrelated to the stepper
or DHV) (3.6.12). The condenser optics image light from the performance. Exposure errors alter resi or DUV) (3,6,12). The condenser optics image light from the performance. Exposure errors alter resist CDs and limit focus source wavelengths uniformly onto the reticle. These optics latitude. The parameters that cause effe source wavelengths uniformly onto the reticle. These optics latitude. The parameters that cause effective exposure errors control the spatial coherence, the coherence or sigma, of the include substrate reflectivity variati control the spatial coherence, the coherence or sigma, of the include substrate reflectivity variations, nonuniform illumi-
incident light (29.30) The coherence of the light moderately nation intensity, reticle CD errors, incident light (29,30). The coherence of the light moderately nation intensity, reticle CD errors, resist sensitivity varia-
affects the process latitude of the patterning process. The reti-
tions, developer variations, an affects the process latitude of the patterning process. The reti-
cle is held by the reticle stage in the proper position for expo-
ferences in feature size can also reduce the exposure latitude cle is held by the reticle stage in the proper position for expo- ferences in feature size can also reduce the exposure latitude sure. The projection optics image the light patterned by the of a process as different exposu sure. The projection optics image the light patterned by the of a process as different exposure doses are required to pat-
reticle onto the wafer field. The numerical aperture (NA) tern large and small features correctly. reticle onto the wafer field. The numerical aperture (NA) tern large and small features correctly. Reticle CD variations specifies the maximum angle of light captured by a lens for of smaller features must also be controll specifies the maximum angle of light captured by a lens for of smaller features must also be controlled more times in thanging. The NA of the projection optics greatly impacts the those of larger features (32) (Fig. 13) imaging. The NA of the projection optics greatly impacts the those of larger features (32) (Fig. 13).
resolution and process latitude of the patterning process Focusing errors, or defocus, lower the definition and conresolution and process latitude of the patterning process Focusing errors, or defocus, lower the definition and con-
(30.31). The projection optics typically also reduce the reticle trast of the aerial image, alter the res $(30,31)$. The projection optics typically also reduce the reticle

The wafer rests on the wafer stage that moves, or steps, the wafer so each field can be exposed sequentially. Align- $K_2 \cdot \lambda/NA^2$ (3,30). K_2 is a tool-, process-, and pattern-size -dement optics are used to ensure the correct reticle and wafer pendent parameter, where small features have lower focus stage horizontal positions for proper alignment of each expo- latitude. A typical value of K_2 is 1.0 for a minimum dimension sure to a previous patterned layer on the wafer. Focus sensors feature. Therefore, the trends in lambda, NA, and feature size ensure that the wafer stage is at the proper vertical location, require patterning with lower overall focus margin. Paramewithout tilt, for best pattern transfer (3). Dose sensors ensure ters that cause effective focus errors between exposures or that the correct amount of light energy is incident upon each across the exposure field include wafer flatness, lens aberrawafer field. The exposure dose is used to optimize the size of tions, substrate topography, stepper focusing errors, stage the resist features (6,13,30) (Fig. 12). Software controls the tilt, and resist thickness variations. Lens aberrations cause

the interaction between the tool and the user. The software is used to create groups of instructions, or exposure recipes, to control and automate the tools' functions. The stepper may also connect directly to the coater track for automatic wafer transfers.

The minimum feature size resolvable for a diffraction limited (ideal lens) optical system is given by $R = K_1 \cdot \lambda / NA$ $(3,30)$. $K₁$ is a process-dependent factor determined mainly by the resist capability, the tool control, and the process control. Typical values of K_1 are between 0.5 and 0.8. Therefore, the trends in optical lithography are towards lower-lambda, **Figure 11.** Cross-section view showing a common relationship between the mask pattern, light intensity aerial image, and the re-
tween the mask pattern, light intensity aerial image, and the re-
 $\frac{1}{2}$ higher-NA imaging systems and smaller K_1 values to allow the printing of smaller features and denser patterns. The sen-
sulting photoresist pattern. sitivity of the patterning process to expected variations determines the manufacturability of the process. A patterning prooptical and mechanical elements. The illumination source cess can be characterized by its sensitivity to two main
provides the light for the exposure. It is typically a mercury
vapor amercury process control parameters, fo

pattern size upon exposure. sure latitude (Fig. 14). The focus latitude, or depth of focus The wafer rests on the wafer stage that moves, or steps. (DOF), expected at a single point in a stepper field is $DOF =$ workings of the different stepper mechanical subsystems and imperfections in the image transfer of patterns. The manufac-

Figure 12. Plot of photoresist feature CD versus I-line stepper defocus as a function of exposure dose. Target CD range is 0.36 μ m to 0.44 μ um, shown by CD Max and CD Min lines.

Figure 13. Plot of photoresist feature CD on the wafer versus the $1 \times$ chrome feature CD on the reticle as a function of projection lens NA for a DUV stepper.

ing aerial image into a vertical profile relief image. To do this, polymer resin gives the resist its good film-forming and physithe photoresist must undergo some physical or chemical cal property characteristics, while the sensitizer makes the

ture of lenses with high NA, wide field size, and low aberra- change upon exposure to light, which can result in the genertions is extremely difficult, especially for shorter illumination ation of the relief image through further processing (i.e., it wavelengths (33). The must be photosensitive). However, the photoresist must also To improve process control, a new type of stepper is be- resist or withstand further processing, such as ion implanta-
coming common, the step-and-scan exposure tool, or scanner tion or plasma etching, in order to protect tion or plasma etching, in order to protect the regions covered (34). A scanner exposes only a strip of the reticle (and wafer by the resist. In general, there are several requirements that field) at any time, scanning the exposure across the reticle to any photoresist must meet to be useful for integrated circuit complete the image transfer. The stage then steps the next manufacturing First, the photoresist complete the image transfer. The stage then steps the next manufacturing. First, the photoresist must be able to be eas-
field into position to be exposed by scanning. This method iv spin coated into defect free thin films field into position to be exposed by scanning. This method ily spin coated into defect free thin films that will adhere to allows smaller lenses and lower aberration imaging. How- a variety of underlying substrates. The re allows smaller lenses and lower aberration imaging. How- a variety of underlying substrates. The resist should have a
ever, image transfer errors due to scattered light, or flare, and relatively long shelf life and should ever, image transfer errors due to scattered light, or flare, and relatively long shelf life and should give repeatable coating
mechanical movement are increased. Another latitude im-
thicknesses with good uniformity. The mechanical movement are increased. Another latitude im-
provement technique is optimization of the condenser optics
should also be relatively chemically and physically stable provement technique is optimization of the condenser optics should also be relatively chemically and physically stable.
(29.30). Tuning the coherence and spatially filtering the illu-
The resist material must have good phy (29,30). Tuning the coherence and spatially filtering the illu-
mination have been shown to improve the process margin for
ertain feature patterns. Focus latitude can also be expanded
by optimizing the mask feature size to

Photoresists
Photoresists Photoresists Photoresists Resists typically have two main components, a base poly-The goal of the photoresist is to translate the smoothly vary- mer resin and a photosensitive additive or sensitizer. The

Figure 14. Plot of aerial image light intensity versus position on the wafer as a function of 0.6 NA I-line stepper defocus for a 0.5 μ m opening on the reticle (1 \times).

Figure 15. Overview of diazonaphthoquinone-novolac photoresists.

material respond to radiation exposure and allows the mate- that the optical absorbence of the photoproduct is signifirial to be imaged. Resists can be either positive or negative cantly lower than its parent DNQ molecule, which results in tone depending on their response to radiation exposure and the resist becoming more transparent in the ultraviolet as it development. In positive tone resists, the areas that are ex- is exposed. This bleaching phenomenon helps light to propaposed to radiation are dissolved away in the development gate through to the bottom of the resist film as the exposure step, leaving behind resist in the unexposed areas (and vice process is carried out. Bleaching increases the nonlinear deversa for negative resists). Resists can also be classified by pendence of the resist's development rate upon remaining their general design as either nonchemically amplified or PAC. This nonlinear response is critical for converting the chemically amplified. Both of these schemes will be explained smoothly varying aerial image back into a well-defined resist in more detail. The contract of the contract o

The current "workhorse" resists for the microelectronics in-
When resist is exposed over reflective substrates, the fordustry are the diazonaphthoquinone-novolac materials (13). mation of standing waves due to interference of the various These resists are used by exposing them to the G-, H-, or I- reflections within the thin resist film can lead to a scallopedline wavelengths. Figure 15 shows an overview of the manner looking PAC profile in the resist at the edge of the feature, in which these resists function. The polymer resin in these which without further processing would be transferred into resists is novolac, a copolymer of phenol and formaldehyde. the final resist relief image (13,30) (Fig. 16). During a postex-Novolac is soluble in many common organic solvents and can posure bake, the PAC can diffuse from areas of high concenlac is also soluble in aqueous base solutions by virtue of the low concentration, thus smoothing out the concentration graacidic nature of the phenolic groups on the polymer, giving dients at the edge of the feature. In this manner, the siderise to the common basic developers for these resists. The walls of the relief image can be returned to a smooth vertiphotoactive compound (PAC) in these resists is substituted cal profile. diazonaphthoquinones (DNQ). Upon exposure to UV radia-
Traditional DNQ-novolac resists were found not to be suittion, the DNQ is converted into a carboxylic acid photoprod- able for 248 nm lithography because of high absorbance and uct, which is itself soluble in basic developers. The presence low sensitivity to the limited output of mercury vapor light of the DNQ photoactive compounds in the novolac resin sources at 248 nm (6). These problems were the basis for the serves to reduce drastically the dissolution rate of the novolac invention of the second major class of resists, the chemically polymer in aqueous base developers. On the other hand, the amplified resists (CAR) (6). Figure 17 shows an overview of presence of the carboxylic acid photoproducts of the DNQ in the manner in which CARs function. Exposure to light genernovolac often increases dramatically the dissolution rate of ates a catalyst in the resist, typically an acid, which then acts the polymer in basic developers. Thus, by converting the DNQ on the surrounding matrix polymer in the presence of heat to in the resist film using exposure to UV radiation, it is possible catalyze a series of reactions that modify the matrix properto cause a dramatic change in the development rate of the ties in such a way as to allow for generation of a relief image. resist. An important property of these type of resists is the This catalytic action serves to increase dramatically the sensi-

be coated from solution to form high-quality thin films. Novo- tration in the antinodes of the standing waves into areas of

phenomenon known as bleaching. Bleaching refers to the fact tivity of these types of resists. CARs also have their share of

ready for further processing, such as etching or ion implanta- meet several requirements. Most important, the resist layer

Photoacid generation

tion. It is at this point where the physical properties of the resist become very important in its resistance to the harsh environments and elevated temperatures possible in these processes. There are several criteria that must be met by both the etch process and masking resist to make the combination successful for a particular application. First, the resist must maintain good adhesion throughout the etch process to prevent etching in undesired areas. The resist must also maintain its profile during the process. The etch process must also show a high selectivity between the resist and the underlying material to be etched. This allows relatively thin resist layers (compared to underlying film thickness) to be used as etch masks without being completely consumed during the etch process. Finally, the resist layer must be relatively easy to remove after the etch process is completed (11).

In most cases there is a tradeoff between the selectivity and anisotropy of the etch process that must be balanced. Typically, etching is a plasma process. In plasma etching, or sputtering as it is sometimes called, ions generated in a plasma chamber are accelerated by a potential difference in the chamber toward the wafer and literally chip off atoms as **Figure 16.** Cross-section view of simulated photoresist profiles pat-
termed on a reflective substrate with and without postexposure bake
cess this type of plasma etching tends to be popselective but. terned on a reflective substrate with and without postexposure bake cess, this type of plasma etching tends to be nonselective but
(postbake). The scalloped photoresist profile in the non-postbake case anisotronic. The hig (postbake). The scalloped photoresist profile in the non-postbake case
is due to PAC variations caused by thin film interference. The post-
bake step diffuses the PAC locally to produce the desired smooth fi-
nal profile.
 In this process, the patterned resist layer is heated and subproblems. During the early implementation of these systems,

environmental contamination and acid neutralization of the

resist were shown to be major problems. A number of solu-

tions have been proposed to solve this pro **Photoresist Properties Photoresist Properties** Properties Propert

Once a wafer has been patterned with photoresist, it is then implantation. In ion implantation, the masking layer must

Figure 17. Overview of chemically amplified resist functionality.

must be able physically to block the incoming ions. This typically means that the resist layers used for this process must be substantially thicker than resist layers in other steps of the manufacturing process. Due to this increased thickness, resists for this application require relatively high photospeeds—high sensitivity to exposure energy. A UV hard bake step can again be used to crosslink the resist and thereby increase its ability to stop incoming ions. The implantation of ions into the resist layer can lead to charging on the surface of the resist (4). This buildup of charge can arc to the substrate damaging the device or can deflect other incoming ions, leading to nonuniform doping profiles. Resists also can outgas substantially during ion implantation and can act as a source of secondary electrons in the implanter. During the **Figure 18.** Determination of overlay error between layers A and B implantation, the resist becomes more heavily crosslinked by measuring offset between box in b and thus can become difficult to remove. Extended exposure to an oxygen plasma, or plasma ashing, is often required to remove such layers.

In general, the purpose of a metrology step is either for processually many high-accuracy width measurements of etched
cess control or process analysis. Process control metrology and
inspection steps are performed during quate resolution, accuracy, and repeatability. Automated **Overlay** metrology tools should also have high throughput, usable software interfaces, and adequate sensitivity to process varia- Control of layer-to-layer pattern positioning is critical to the

inspection looks for large processing problems such as obvious features on another layer must be within specified tolerances misprocessing or large defects. A higher-resolution optical (Fig. 6). These tolerances are determined by the ability of the field-to-field pattern comparison checks wafers for smaller circuit to function with less than ideal overlaps or spacings random defects (16). A top-down scanning electron micro- between features on adjoining layers. A typical value for the scope, or SEM, measures with high accuracy the CDs of test maximum allowed overlay error on a layer is one-third of the features on a field to ensure that the printed pattern size is minimum feature size (16). The first pa correct (16). Adequate CD control is often defined to be $+/$ formed (16). Adequate CD control is often defined to be $+/-$ formed on an unpatterned, or bare silicon, wafer that contains 10% of the minimum feature size. Additionally, optical mea- no alignment features. The stepper me 10% of the minimum feature size. Additionally, optical mea- no alignment features. The stepper merely centers the ex-
surements determine the overlay error between different pat- posed fields on the wafer. However, the fir surements determine the overlay error between different pat-
terning layers (16) (Fig. 18). These measurements are done is important to overlay control because it defines a reference with a dedicated overlay metrology tool upon specially de- pattern. signed features that overlap layer to layer. Once the met- Overlay control is limited by errors in reticle patterning; rology and inspection tests have been passed, the wafer is alignment of the reticle to the stepper, or reticle alignment; assumed to be correctly patterned. In addition to in-line mea- alignment of the wafer to the stepper, or wafer alignment; surements of wafer patterns, tools (including metrology tools), distortions in pattern transfer to the wafer; and processed inresists, and materials are periodically measured to ensure duced distortions on the wafer. During reticle patterning, the correct performance. The reticle write tool may not print features at the correct posi-

SEM is used for top-down viewing of printed feature shapes reticle registration errors. In both reticle and wafer alignand CD measurements. Cross-section SEMs are used to mea- ment, each alignment system performs either a scanning or sure and view feature profiles (37). An atomic force micro- static illumination of alignment features, or alignment marks

by measuring offset between box in box structures in *X* and *Y* direc- $-X1/2, (Y2 - Y1)/2.$

scope, or AFM, is used for extremely high-precision profile **Metrology and Inspection** measurements (16). Electrical probing is used to obtain

tions. Using an appropriate sampling plan, metrology for pro- proper functioning of integrated circuits. The terms *overlay* cess control requires only moderate sensitivity to determine and *alignment* are widely but inconsistently used across the if the process is operating within allowed variations. Process semiconductor industry. In this arti if the process is operating within allowed variations. Process semiconductor industry. In this article, we will define *overlay* analysis metrology requires higher sensitivity to show better to be the layer-to-layer positioning of features, and *alignment* the effects of process variations from a limited number of to be the determination of reticle to be the determination of reticle and wafer field positions samples.
 Examples. that makes overlay possible. Improvements in overlay control

Process control steps are consistently performed during the are a necessary ingredient for increasing pattern density of Process control steps are consistently performed during the are a necessary ingredient for increasing pattern density of wafer patterning process, or inline. A low-resolution optical designs (16). The overlay control of fe designs (16). The overlay control of features on one layer to minimum feature size (16) . The first patterning step is peris important to overlay control because it defines a reference

Process analysis requires additional metrology steps. A tions relative to each other (24). These errors are known as

Figure 19. Relationship between reflected light intensity of align-
alignment options. ment image from (a) ideal and (b) nonideal alignment marks on the wafer substrate.

(Fig. 19). The reticle marks are typically chrome or clear lines on the reticle. The wafer marks are typically grouped or isolated lines on a previously patterned wafer layer. The alignment signal, the reflected or transmitted light profile of these marks, is analyzed to determine the locations of the alignment marks. Different light detection and signal processing schemes may be used to enhance the accuracy of this determination. Errors in reticle or wafer alignment can occur in the determination of the mark edge positions or from movement inaccuracies of the reticle or wafer stages to these positions. Lens aberrations create overlay errors by distorting the image placement of the reticle pattern during resist exposure (43). Feature sizing errors strongly affect acceptable overlay errors. Dimensions that are too large or too small limit the ability of features on different layers to connect properly with adequate overlay tolerance (Fig. 6).

As wafers distort during semiconductor processing and as pattern transfer is never perfect, good overlay control requires matching the characteristics of previously patterned layers. The patterning errors affecting overlay are either intrafield or wafer based, although the actual error types are similar. The main correctable intrafield, or field, errors are magnification, rotation, and skew. The main correctable wafer, or global or ''grid'', errors are offset, magnification, rotation, and skew (3) (Fig. 20). Before exposure, the stepper measures multiple alignment structures across the wafer and creates an internal model of the previous layer's field and wafer errors. The stepper then attempts to emulate these errors as closely as possible during resist exposure to minimize layer-to-layer overlay variations (3). This is achieved by adjusting the stage stepping characteristics and lens reduction ratio. In scanning systems, additional corrections can be made for field skew and field magnification differences between the *x* and *y* axis. Special overlapping overlay calibration features from the two layers can be measured after pat- **Figure 20.** Pictorial description of field and global overlay errors.

terning to analyze how well the layers were matched (Fig. 18). The stepper matching performance can be optimized based on the results of this analysis.

Because individual steppers or types of steppers have characteristic image placement distortions, worse overlay matching is typically obtained between layers patterned on different tool types than between those patterned on the same tool or same tool type. Therefore, the common cost reduction strategy of using multiple exposure tool types for patterning different layers, or mix and match lithography, creates issues for overlay control (3,44). Because the detection of the alignment signal is critical to overlay accuracy, the integrity of the alignment features is also important (3,45). These features were created during previous patterning steps and have been subjected to all subsequent semiconductor manufacturing steps. These steps include film etching and resist application and may include film deposition, high-temperature annealing, and chemical mechanical polish, or CMP. These steps can introduce undesirable changes or nonuniformities to the alignment features that prevent the alignment signal from being accurately analyzed (Fig. 19). As each alignment analysis method has individual process sensitivities, steppers include multiple

substrate

CD varies sinusoidally with resist thickness. Differences in absorbed fects as they can eliminate swing effects and reflective light energy due to thin film interference create the effective exposure potabing. Bottom ABCs

ingredient for staying within the optical lithography CD and overlay budgets. Control is required because changes in sub- even on nonreflective substrates, a so-called bulk absorption strate topography, film thickness, resist thickness, film opti- effect. The use of CMP on substrate layers will minimize cal properties, or film chemical properties can cause CD and these errors. However, typical variations in CMP depth across overlay errors. Many of these errors are attributable to thin fields or wafers can cause substantial substrate thickness
film interference effects, or swing effects, where the error variations (49). Although not often cons film interference effects, or swing effects, where the error variations (49). Although not often considered, absorbed en-
magnitude is sinusoidally dependent upon film thickness ergy errors can lead directly to overlay err magnitude is sinusoidally dependent upon film thickness ergy errors can lead directly to overlay errors, especially for
(3.13.30) (Figs. 21 and 22). During resist exposure, light inci-
arrow features (50). Undersizing of t (3,13,30) (Figs. 21 and 22). During resist exposure, light inci- narrow features (50). Undersizing of these features causes dent upon the wafer may be reflected at the air/resist inter- considerable line-end pullback, wher dent upon the wafer may be reflected at the air/resist inter- considerable line-end pullback, where generally the line ends
face at the resist/substrate interface and at any of the inter- are designed to connect to feature face, at the resist/substrate interface, and at any of the inter-
faces between substrate films. The interaction of incident and Additionally, control of the substrate reflectivity is important faces between substrate films. The interaction of incident and Additionally, control of the substrate reflectivity is important reflectivity is important reflected light creates vertical standing waves of light inten- for reflected light creates vertical standing waves of light inten- for the alignment system to determine accurately the position
sity locally within the resist layer. These standing waves lead of alignment features. Chemical sity locally within the resist layer. These standing waves lead of alignment features. Chemical control of the substrate is
to variations in the energy absorbed by the resist with also important. Resist/substrate chemical to variations in the energy absorbed by the resist with also important. Resist/substrate chemical interactions can
changes in resist thickness film thickness substrate topogra. prevent adequate resist/substrate adhesion or changes in resist thickness, film thickness, substrate topogra-
prevent adequate resist this thickness, substrate topogra-
cause incomplete resist development at the substrate, or re-
 $\frac{1}{2}$ phy, or substrate reflectivity. Often the exposure budget of cause incomplete res the patterning process is dominated by these effects. Additionally, nonplanar features on reflective substrates can scat-
ter a significant portion of light laterally, causing undesired
simulation exposure of resist areas (3,13,46). This effect is known as re- Lithography simulation has proven to be a useful tool for unflective notching. derstanding, developing, improving, and explaining optical li-

As swing effects are due to variations in the energy coupled into the resist from incident and reflected light, they can be affected by a number of parameters (3,47). Broadband mercury lamp illumination is less sensitive to swing effects than highly narrowed laser illumination. Resists dyed with lightabsorbing additives allow less light to reach, and reflect from, the reflective substrate, although this light absorption also tends to limit resist imaging performance. Optimization of the resist thickness to an energy coupling minima or maxima will minimize CD variations due to small changes in resist thickness. An antireflective coating (ARC) on top of the resist can minimize variations in reflected light intensity and, therefore, absorbed light intensity (3,13). The reflectivity of the resist/ substrate interface can be lowered with the use of an ARC underneath the resist, (bottom ARC) or by optimizing substrate layer thickness (3,13,48) (Fig. 22). Bottom ARCs are **Figure 21.** Diagram showing the cause of the CD swing effect where the preferred strategy for improving substrate reflectivity ef-
CD varies sinusoidally with resist thickness. Differences in absorbed fects as they can el light energy due to thin film interference create the effective exposure notching. Bottom ARCs can be either organic or inorganic dose differences leading to CD variation. They work either by desorption of incident light o phase cancellation of reflected light, or by a combination of both. Often process integration issues such as etch require- **Substrate Control** ments will determine an ARC strategy (48).

Accurate control of substrate films on the wafer is a necessary Due to light absorption in resists, large variations in resist
ingredient for staving within the optical lithography CD and thickness caused by substrate topo

Figure 22. Plot of swing effect for a nominal 0.4 μ m photoresist feature showing CD versus photoresist film thickness as a function of reflectivity at the photoresist/ substrate interface.

thography processes (52). Many of the examples in this article maps are also needed to provide long-term cost analysis. By were generated using lithography simulation. Performing op- acknowledging the need for these abstract factors and buildtical lithography experiments via simulation replaces experi- ing a model to analyze and optimize the more defined compoments in the fab or research lab, saving time, effort, and nents, accurate COO comparisons can be made for different money. Many varied models and simulators incorporating business scenarios (3,59). Lithography technology (e.g., DUV these models exist for a large number of applications. These versus I-line), tool, material, and process choices can be effecapplications include optical element design and manufacture; tively guided by COO analysis. The importance of accurate stepper illumination and projection lens filtering optimiza-
tion; reticle patterning and manufacture; design optimization; optical lithography planning using detailed COO analysis material thickness and property optimization; resist thick- methods can be shown to save a new semiconductor factory ness and performance optimization; yield prediction; defectiv- hundreds of millions of dollars per year (59). ity analysis; metrology optimization; process throughput analysis; ARC optimization; process cost; and process latitude analysis. The application will vary with the simulation tool, **OPTICAL LITHOGRAPHY EXTENSIONS** as will accuracy, range of model validity, number of dimensions modeled, speed, scale, cost, software robustness, and
ease of use. Simulation is not universally accepted in fabs,
mainly because of limitations in resist modeling. However,
shorter product development cycles, more presentation methods, linkage to models for other semiconductor processes, and development of models for nonoptical **Tool and Process Control** lithography methods. Manufacturing of a circuit for a given design rule generation

processing cost. The cost of a process is typically measured photochemical properties, thickness, chemical stability, and
in dollars/wafer, dollars/layer, dollars/die, or dollars/working thermal stability. Environmental im circuit. Much of the cost of lithography, or any process, comes temperature control, air humidity stability, particle removal,
from rapidly escalating equipment costs (3) Other compo-
and chemical filtering. Many of the af from rapidly escalating equipment costs (3). Other compo- and chemical filtering. Many of the aforementioned improve-
nents important to COO and potential profitability include ments will require advances in metrology and nents important to COO and potential profitability include ments will require advances in metrology and problem analy-
cleanroom space facilities materials and payroll (sadly for sis in order to identify the dominant sourc cleanroom space, facilities, materials, and payroll (sadly, for engineers, this component is typically minor). Process perfor- variation.
mance tradeoffs can also be analyzed in terms of cost. Factors Additional control can be gained by improving the integramance tradeoffs can also be analyzed in terms of cost. Factors include tool capability, resist capability, tool throughput, tool tion of the parts in the fabrication process. New control softsize, tool utilization, field size, wafer size, process develop- ware can analyze metrology data better, determine optimum ment time, product volume, number of manufacturing steps, process settings, ensure uniform tool-to-tool performance, and device size, device performance, yield, defectivity, engineering optimize each individual tool's performance with output data resources, intellectual property, and extendibility of processes feedback (60). Control software can work in tandem with fast to future device generations. and accurate metrology designed into the tools. Better use of

the financially successful production of semiconductor de- ment decisions and create processes less sensitive to variavices. These include adequate supplier support, design capa- tions (61). Modeling software can also improve yield by speedbility, marketing expertise, work force technical experience, ing problem identification. Finally, higher productivity and work force motivation, organizational structure, and manage- lower-cost processes make low-yielding, leading-edge proment effectiveness. Customer, product, and supplier road- cesses more profitable to manufacture.

PHOTOLITHOGRAPHY 313

optical lithography planning using detailed COO analysis

requires the ability to pattern the designed features within **Cost of Ownership** Specified tolerances despite process variations. Therefore, re-As each of the many layers in a device requires patterning,
the process variability allows smaller and denser fea-
the optical lithography process is a major part of the cost of
manufacturing integrated circuits. It is es

Additional, somewhat abstract, components are needed for lithography modeling software will improve process develop-

Figure 23. Top-down view of layout design versus wafer pattern
with and without OPC. Original layout prints on wafer with signifi-
cant line-end pullback and CD difference (bias) between densely
has shown improvements in i

Due to the nature of lithographic pattern transfer, the final amplitude to ransiotive to a negative value. These stand etched features wall not match the designed feat the signed features waterly (Fig. 23). Often a system

underlying layers (64) (Fig. 23). CD control is gained by im-
proving the circuit design, without having to purchase expen-
effects known as phase conflicts. The 0° to 180[°] phase juncproving the circuit design, without having to purchase expen-
sive new lithography tools, resists, or materials. To these tion can be performed in 0° 60° 120° and 180° steps to sive new lithography tools, resists, or materials. To these tion can be performed in 0° , 60° , 120° , and 180° steps to ends, the original design may be modified by adding and/or smooth the transition an ends, the original design may be modified by adding and/or smooth the transition and prevent unwanted lines from print-
subtracting small (below the optical lithography resolution ing However defocus effects require consid subtracting small (below the optical lithography resolution ing. However, defocus effects require considerable space in limit) features and/or moving the edges of existing features the design for this solution to be effect limit) features and/or moving the edges of existing features the design for this solution to be effective (71). Unwanted (63). The software used to make the alterations will apply lines can also be prevented in a positive (63). The software used to make the alterations will apply lines can also be prevented in a positive resist process by us-
specific rules or pattern transfer models to determine the op-
ing a second exposure of the phase specific rules or pattern transfer models to determine the op- ing a second exposure of the phase conflict areas (72). This timum corrections (63,64). The rules or models are developed method has issues with the design and based on metrology of specialized test structures patterned by exposure process. the same process or on simulations of the patterning process. Other PSM types have been developed to reduce the diffi-The software may perform the alterations to the design data- culties encountered with alt. PSMs. The most accepted is the

developed expressly for optimizing the reticle patterning process (65).

Many challenges exist for successful design correction (66). Ensuring that the alterations are performed quickly and correctly is difficult on modern designs, which contain hundreds of millions of features, multiple feature patterns, and multiple design styles. Subresolution features and small jogs in altered features create enormous difficulties for reticle manufacture and inspection (62). Additionally, the substantial increase in design file size can overload the capabilities of reticle patterning and inspection tools. The usefulness of the rules and models may be limited by metrology accuracy, simulation accuracy, and inherent process variability, both in reticle and wafer patterning. Finally, traditionally separate roles of design, reticle, fracture, and process groups can make design correction projects difficult to organize.

Phase Shifting Masks

packed and isolated features. OPC alters the design to compensate tional chrome on glass, or binary, reticles. The largest imfor the pullback and CD bias in the final corrected pattern. provement is provided by the strong or alternating PSM (alt. PSM) (67) (Fig. 24). During exposure, alt. PSMs create low light intensity areas in the image by varying the phase of the transmitted light between 0° and 180°. During coherent **Optical Proximity Correction** illumination of a PSM, this phase transition causes the light

method has issues with the design and overlay of a double

base or the fractured data. Similar software tools have been attenuating PSM (att. PSM) (73) (Fig. 24). In an att. PSM the

Figure 24. Cross-section views of standard chrome on glass, alternating phase shift, and attenuated phase shift mask performance. Comparisons of light electric field amplitude at the mask and at the wafer are made for each mask type. Light intensities at the wafer show the improvement in image contrast with the phase shift mask types over the chrome on glass mask type.

ing phase shifting layer. The attenuating layer allows light to cause secondary features, or sidelobes, to resolve in the resist be transmitted with an intensity of 4 to 17% and a phase shift (75). The light transmitted through the attenuating material of 180 relative to the clear reticle area light transmission. can also cause problems at the edges or corners of fields, Att. PSMs have found considerable use improving the image where double or quadruple exposure can occur. Additional contrast of dark field patterns. The imaging benefits of the reticle manufacturing and wafer processing improvements att. PSM are less than those of the alt. PSM, but phase con- are required to eliminate these undesirable effects. flicts are eliminated. However, att. PSM technology also has challenges. Development and process control of attenuating **Photoresist Improvements** materials for deep ultraviolet illumination has proven diffi-

shifted regions. The large resist line below the chrome is the only

chrome layer on a binary reticle is replaced with an attenuat- cult (74). Light diffraction effects at the edges of features can

Improvements to resist chemistries and the development of new resist processing schemes have been and will continue to be a key ingredient in the success and extension of current optical lithography technologies (6). For example, increased contrast and surface inhibition improvements to I-line resist chemistries, in conjunction with the development of high-NA I-line exposure tools, have allowed I-line lithography to be extended into the 0.30 μ m generation (76). Further improvements to resist technology are under development. Resists with higher surface inhibition are useful for att. phase shift exposure to help eliminate the common problem of sidelobe formation. Improvements in photospeed and etch resistance will help extend the capability and economic advantages of current optical technologies. For CARs, developing resists with lower sensitivity to environmental contamination will also be of great benefit. Advanced resists often perform better at imaging either lines or spaces, and either dense or isolated features. Resist properties are specifically tailored to the needs of particular patterning layers. This specialization enables improved patterning capability but adds to the complexity of the overall lithographic process.

In addition to improving the resists used for typical singlelayer resist (SLR) processes, the possibility of using hardmask, bilayer or top-surface imaging (TSI) processes offers the potential to extend the capability of current optical technologies (6). Figure 26 shows examples of the bilayer and TSI resist processing schemes. In the hardmask and bilayer ap-Figure 25. Top-down view of strong phase shift design and subse-
quent printed wafer resist pattern. Undesired small resist lines ap-
near on the wafer from the junction of phase shifted and non-phase
inorganic film design pear on the wafer from the junction of phase shifted and non–phase inorganic film designed for etch selectivity to the underlying shifted regions. The large resist line below the chrome is the only film(s) to be etched and desired line. The layer approach, the transfer layer is a thick organic planariz-

Figure 26. Examples of two alternative photoresist processing schemes, bilayer and top surface imaging.

cessing schemes is that the imaging takes place in a very thin ArF excimer lasers. layer at the top surface of the resist or patterning layer, thus The 193 nm technology will also require the development increasing focus latitude and reducing substrate reflections. of entirely new resist chemistries for this shorter wavelength The drawbacks for these processes are the added complexity (51,83–86). The main problem for resist designers is the lack and additional steps required to complete the patterning pro- of a transparent matrix polymer. The polyhydroxystyrene cess. Nonetheless, these advanced processing schemes offer polymers used in 248 nm resists absorb too strongly to make the opportunity to image smaller features with existing opti- them useful for 193 nm resists. There have been a number of cal lithography technologies. polymer families proposed as possible materials for 193 nm

lems and damage to the optical system. High fluences of 193 **Higher NA Imaging** nm radiation through quartz lens elements in experimental exposure tools have shown that the lens elements can be dam- The current maximum NA of stepper projection optics is apaged by the formation of color centers within the material and proximately 0.6 NA for both 365 nm and 248 nm illumination by induced compaction of the material. As the lens elements wavelengths. To increase imaging resolution beyond current

ing layer (77). The initial pattern formation is performed in absorb energy, lens heating also becomes a larger problem, this top imaging layer using conventional lithographic tech- and compensation for its effect on imaging performance beniques, and then the pattern is replicated in the transfer comes more crucial. The end result is that lens lifetimes in layer using an anisotropic etch process. In TSI, the exposure these new exposure tools may be significantly shorter than process creates a chemical change in the top surface layers of those of past tool sets. One potential solution to some of these the thick resist, which then prevents or allows silylation of problems is the use of calcium fluorite (CaF) lens elements at this thin exposed region using a subsequent chemical treat- critical locations. CaF shows lower absorbence than similar ment (78). The resulting silated areas of the resist are resis- quartz elements but is still an immature technology (3,82). To tant to an oxygen plasma etch and, thus, the pattern is again reduce lens manufacturing difficulties, only scanning expotransferred through the entire thickness of the resist using sure tools are being considered for the 193 nm generation. an anisotropic etch process. The advantage of all these pro- The exposure source for these 193 nm exposure tools will be

resist design: acrylates, maleic anhydride copolymers, and cy-**193 nm Lithography 193 nm Lithography** clic olefin polymers. The key problem in development of these The next optical lithography generation will use 193 nm expo-
sure light. There are a number of very difficult challenges in
developing exposure tools at this shorter wavelength (3,79-
developing exposure tools at this sho

capabilities, projection NAs of approximately 0.7 are being functioning circuits. The major drawbacks of this technology considered for 248 nm illumination step-and-scan systems are the difficulty of manufacturing $1\times$ reticles with adequate (87). If the resist capabilities are assumed equal, the initial CD control, the risk of wafer particles larger than the gap 193 nm 0.6 NA scanners offer moderately better performance distance damaging the fragile reticle, and the manufacturing than 248 nm 0.7 NA scanners. However, 0.7 NA 248 nm pro- redundancy requirement of installing at least two large synjection systems would increase patterning capability without chrotron radiation sources into an IC factory (91). the high costs and infrastructure changes required to switch to 193 nm wavelength lithography (88,89). For patterning of Masked Projection E-Beam
small features, especially with dense pitches and darkfield Masked Projection E-Beam patterns, 0.7 NA 248 nm illumination offers improved process SCALPEL (scattering with angular limitation projection eleclatitude over 0.6 NA 248 nm illumination. Exposure latitude tron-beam lithography) is an E-beam projection printing is especially improved. However, improved tool and process method with reticle feature dimensions $4 \times$ t is especially improved. However, improved tool and process method with reticle feature dimensions $4\times$ those of wafer fea-
focus control will be required. The major challenge for this tures (21) (Fig. 27). A scanning ill focus control will be required. The major challenge for this tures (21) (Fig. 27). A scanning illumination method is used
extension is in the manufacture of wide-field, low-aberration wherein a long narrow beam of approxim extension is in the manufacture of wide-field, low-aberration wherein a long, narrow beam of approximately 100 keV elec-
0.7 NA projection lenses. However, stepper companies are al-
trons is scanned across the reticle. Ele 0.7 NA projection lenses. However, stepper companies are al-
respections is scanned across the reticle. Electrons unscattered by
ready working on plans to manufacture both 248 nm and 193
the reticle pass through an apertur ready working on plans to manufacture both 248 nm and 193 the reticle pass through an aperture and are electromagneti-
nm tools with projection NAs of 0.75 to 0.8 NA.
cally imaged onto the wafer. Scattered electrons are bl

phy to meet the needs of the 0.18 μ m, 0.15 μ m, and 0.13 μ m support (92). These struts impact imaging; therefore, no reti-
generation of device/circuit requirements. However, a succes- cle features are placed abov generation of device/circuit requirements. However, a succes- cle features are placed above them. Design patterns bisecting
sor is possibly required for the 0.13 μ m and definitely re- a strut must be stitched together d sor is possibly required for the 0.13 μ m and definitely required for the 0.07 μ m generation. Due to the reduced ability PEL technology has many benefits. These include patterning of fused silica lenses to work below the 193 nm wavelength, resolution, $4 \times$ reduction reticles, use of current resists, manuthe successor will not be a traditional quartz refractive optics facturing of reticles from standard silicon wafers, reuse of technique. The use of 157 nm wavelength optical lithography some E-beam reticle write tool techn with entirely CaF refractive optics is a possibility. However, optical $4 \times$ reduction scanning technology. The main drawthe immaturity of CaF technology and a number of technical backs of this technology are the requirement for reticle field challenges makes this likelihood small. Additionally, there exposure stitching, the limited throughput, and the potential are several nonoptical technologies competing to replace opti- for device damage from high-energy electron impact. cal lithography. All of them are immature with respect to the capabilities that optical lithography now performs for circuit patterning. In particular, nearly all the possible replacements appear considerably more expensive than optical lithography. The following technologies are the main candidates for future advanced semiconductor patterning. A description of each technology is given along with an analysis of their strengths and weaknesses.

X-Ray

X-ray lithography is a proximity patterning method with an approximately 10 μ m to 30 μ m gap between the reticle and the wafer required for good imaging performance (90). Figure 2 is an accurate representation of X-ray lithography if the exposing radiation is assumed to be X-rays instead of light. The X-ray illumination source is synchrotron radiation with a wavelength of approximately 0.8 nm to 1.5 nm and photon energy of 1 keV to 2 keV. The exposure beam is a long, narrow strip that is scanned across the reticle to complete the image transfer, similar to optical scanning methods. The reticle features are at the same scale as the wafer features $(1 \times$ reduction). The reticle is composed of a patterned metallic absorber on a silicon carbide substrate membrane. The main
benefits of X-ray lithography are the ability to use current
chemically amplified resists, the fine resolution capability
(<75 nm features can be resolved), the reu $(<$ 75 nm teatures can be resolved), the reuse of optical scan-
ning technology, and the considerable industry research expe-
blocked from reaching the wafer by an aperture, while the unscatrience. X-ray lithography is the only nonoptical lithography tered electrons remain unblocked and reach the wafer to create a contender that has, thus far, succeeded in producing complex high-contrast resist image.

cally imaged onto the wafer. Scattered electrons are blocked by the aperture from reaching the wafer. The reticle is com-**SUCCESSORS TO OPTICAL LITHOGRAPHY** posed of a patterned metallic scattering material on a silicon nitride substrate membrane similar to an X-ray lithography The extensions mentioned above will enable optical lithogra-
physical reticle. The reticle requires periodic silicon struts for physical
phy to meet the needs of the 0.18 μ m. 0.15 μ m. and 0.13 μ m. support (92). T some E-beam reticle write tool technology, and the reuse of

EUV Lithography

EUVL (extreme ultraviolet lithography) is a projection imaging method (93) (Fig. 28). The method uses multilayer reflective optics (mirrors) with NAs of approximately 0.1 to 0.25 in a $4\times$ reduction system. The illumination is \sim 13 nm wavelength radiation (soft X-ray), which has photon energies of \sim 0.1 keV. The illuminating radiation is generated by a laserinduced plasma. The superheated plasma emits blackbody radiation, which is then wavelength narrowed and focused by a series of reflective optics. The $4 \times$ reticle is itself a multilayer reflector coated with a thin EUV absorbing metal layer for the pattern. The advantages of this technology are the fine resolution capability (allowing extendibility to multiple circuit generations), the $4 \times$ reduction reticles, and the research experience at US national labs. The disadvantages of this technology are many. The production of damage-resistant and high-thickness-accuracy $(\sim 0.15$ nm) multilayer mirrors is a considerable challenge. The production of a high-output radiation source, metrology at wavelengths near 13 nm, and vacuum exposure of wafers are all difficult. Creation of reticles free of even minute imperfections or defects is perhaps the greatest challenge. Also, an entirely new resist technology will need to be developed, most likely utilizing TSI tech niques. **Figure 29.** Overview of imprint lithography process.

Imprint Lithography

low-cost contact printing $(1\times)$ method borrowed from the CD- accurate mechanical alignment and contact. ROM production industry (94–96). A master mold is used as an imprint mask to compression mold a pattern into a poly- **CONCLUSION** meric coating on a wafer. The technique can utilize a bilayer polymer imprint-resist scheme (Fig. 29). A thick bottom resist
optical lithography has been successful at continually im-
layer is covered by a thin top layer of easily imprinted resist
with high etch selectivity to the bo

power laser heats a small object into a blackbody radiator. Approxi-
mately 13 nm radiation is focused by a series of reflective condenser
http://www.sematech.org/public/roadmap mately 13 nm radiation is focused by a series of reflective condenser mirrors onto a reflective reticle and by a series of reflective projection 3. H. J. Levinson and W. H. Arnold, Optical lithography, in *Hand*mirrors onto the wafer. *book of Microlithography, Micromachining, and Microfabrication,*

Imprint lithography, or step and squish, is a high-volume, release of the mold from the resist; and the need for highly

ACKNOWLEDGMENTS

The authors would like to thank the members of the Motorola APRDL optical and nonoptical lithography groups for graciously helping to edit and improve this document.

BIBLIOGRAPHY

- 1. G. E. Moore, *Proc. IEEE,* **64**: 837, 1976.
- **Figure 28.** Extreme ultraviolet lithography configuration. A high-

nower laser heats a small object into a blackhody radiator. Approvi-
 tors, San Jose, CA, Semiconductor Industry Association, 1997.
	-

111–138. linewidth standards, *Proc. SPIE,* **2439**: 232–242, 1995.

-
- 5. N. Weste and K. Eshraghian, *Principles of CMOS VLSI Design,* lithography, *Proc. SPIE,* **1927**: 320–331, 1993.
- *lithography,* 2nd ed. M. Bowden, L. Thompson, C. Willson, (eds). 31. B. Lin, The optimum numerical aperture for optical projection Washington, DC: ACS Professional Reference Book, 1994. microlithography, *Proc. SPIE,* **1463**: 42–53, 1991.
- 7. B. S. Stine et al., A simulation methodology for assessing the 32. P. Yan and J. Langston, Mask CD control requirement at 0.18 ation on circuit performance, *IEDM Tech. Dig.,* 1997, p. 133. 169, 1997.
- 8. D. G. Chesebro et al., Overview of gate linewidth control in the 33. R. W. McCleary et al., Performance of a KrF excimer laser manufacture of CMOS logic chips, *IBM J. Res. Develop.,* **39**: stepper, *Proc. SPIE,* **922**: 396–399, 1988. 189, 1995. 34. M. Brink et al., Step-and-scan and step-and-repeat, a technology
- 9. W. Maly, Modeling of lithography related yield losses for CAD of comparison, *Proc. SPIE,* **2726**: 734–753, 1996. VLSI circuits, *IEEE Trans. Comput.-Aided Des.,* **CAD-4**: 166, 35. B. Schwartz and H. Robbins, Chemical etching of silicon: IV.
- 10. L. F. Thompson, Resist-processing, in *Introduction to Microlithog-* 36. S. Pang, Applications of dry etching to microsensors, field emit-
raphy, 2nd ed. M. Bowden, L. Thompson, C. Willson, (eds.).
- *J. Res. Develop.,* **41**: 39, 1997. ed.
- 12. R. R. Dammel, *Diazonapthoquinone-based Resists,* Bellingham, 37. L. Reimer, *Scanning Electron Microscopy,* New York: Springer-WA: SPIE Optical Engineering Press, 1993. Verlag, 1995.
- 13. J. M. Shaw and M. Hatzakis, Performance characteristics of di- 38. M. W. Cresswell et al., Electrical Test Structures replicated in azo-type photoresists under e-beam and optical exposure, IEEE silicon-on-insulator mat *Trans. Electron Devices,* **ED-25**: (4), 425–430, 1978. 39. J. L. Sturtevant et al., Full-field CD control for sub-0.20 μ m pat-
- 14. K. J. Orvek and M. L. Dennis, Deep UV and thermal hardening terning, *Proc. SPIE,* **3051**: 137–145, 1997. of novalak resists, *Proc. SPIE,* **771**: 281–288, 1987. 40. P. Boher et al., Precise measurement of ARC optical indices in
- ods in photolithography, in *Handbook of Microlithography, Micro- Proc. SPIE,* **3050**: 205–214, 1997. *machining, and Microfabrication,* Vol. 1, p. 475–596. Bellingham, 41. J. N. Hilfiker and R. A. Synowicki, Employing spectroscopic ellip-
WA: SPIE Optical Engineering Press, 1997, P. Rai-Choudhury, sometry for lithography ed. ber 1996.
-
- 17. C. Mead and L. Conway, *Introduction to VLSI Systems,* Reading, ellipsometry, *Proc. SPIE,* **3332**, 384–390, 1998.
- 18. K. Jeppson, S. Christensson, and N. Hedenstierna, Formal defi- tive, *Proc. SPIE,* **3334**, 256–268, 1998.
- 19. R. Razdan and A. Strojwas, A statistical design rule developer, 559, 1992
IEEE Trans. Comput. Aided Des., 5: 508, 1986. 45 C. M. V.
- using optical lithography, *Proc. SPIE,* **3051**: 333, 1997. *Proc. SPIE,* **1264**: 209, 1990.
- 21. M. McCord and M. Rooks, Electron beam lithography, in *Hand-46. K. Lucas, C. Yuan, and A. Strojwas, A rigorous and practical vec-book of Microlithography, Micromachining, and Microfabrication*, tor model for phase sh Vol. 1. Bellingham, WA: SPIE Optical Engineering Press, 1997. *SPIE,* **1674**: 253, 1992.
- technology for 180 nm masks, *Proc. SPIE,* **3236**: 19, 1997. 21, 1995.
- 23. *C.A.T.S. version 12 Release Notes,* Los Gatos, CA: Transcription 48. K. D. Lucas et al., Plasma anti-reflective coating optimization us-
- 24. J. G. Skinner et al., Photomask fabrication procedures and limi- 1997. tations, *Handbook of Microlithography, Micromachining, and* 49. K. D. Lucas et al., Manufacturability of subwavelength features Optical Engineering Press, 1997, P. Rai-Choudhury, ed. 391–402, 1998.
- 25. P. Buck, Understanding CD error sources in optical mask pro- 50. M. McCallum and K. D. Lucas, Sub-wavelength contact and cessing, *Proc. SPIE*, 1809: 62, 1992.
- 26. M. D. Cerio, Methods of error source identification and process *Int.,* **1** (3): 1997. optimization for photomask fabrication, *Proc. SPIE,* **2512**, 88– 51. R. D. Allen, W. E. Conley, and R. R. Kunz, Deep-UV resist tech-
-
- Vol. 1. Bellingham, WA: SPIE Optical Engineering Press, 1997, 28. J. Potzick, Re-evaluation of the accuracy of NIST photomask
- 4. S. M. Sze, *VLSI Technology,* New York: McGraw-Hill, 1988. 29. K. Yamanaka et al., NA and optimization for high-NA I-line
- Reading, MA: Addison-Wesley, 1988. 30. C. A. Mack, *Inside PROLITH: A Comprehensive Guide to Optical* 6. C. G. Willson, Organic resist materials, in *Introduction to Micro- Lithography Simulation,* Austin, TX: FINLE Technologies, 1997.
	-
	- impact of spatial/pattern dependent interconnect parameter vari- m design rules for 193 nm lithography, *Proc. SPIE,* **3051**: 164–
		-
		-
		- 1985. Etching technology, *J. Electrochem. Soc.,* **123**: 1903, 1976.
- *raphy,* 2nd ed. M. Bowden, L. Thompson, C. Willson, (eds.). ters, and optical devices, in *Handbook of Microlithography, Micro*machining, and Microfabrication, Vol. 2, p. 99-152. Bellingham, 11. R. N. Singh et al., High numerical-aperture optical designs, *IBM* WA: SPIE Optical Engineering Press, 1997, P. Rai-Choudhury,
	-
	- azo-type photoresists under e-beam and optical exposure, *IEEE* silicon-on-insulator material, *Proc. SPIE,* **2725**: 659–676, 1996.
	-
- 15. L. J. Lauchlan, D. Nyyssonen, and N. Sullivan, Metrology meth- the deep-UV range by variable-angle spectroscopic ellipsometry,
	- WA: SPIE Optical Engineering Press, 1997, P. Rai-Choudhury, sometry for lithography applications, *Semicond. Fabtech*, **5**: Octo-
https://www.papplications.com/
- 16. W. Maly, *Atlas of IC Technologies*, Menlo Park, CA: Benjamin 42. R. A. Synowicki et al., Refractive index measurements of photore-
sist and antireflective coatings with variable angle spectroscopic
	- 43. C. J. Progler, Optical lens specifications from the user's perspec-
	- nitions of edge-based geometric design rules, IEEE Trans. Com- 44. M. Perkins and J. Stamp, Intermix technology: The key to opti-
put.-Aided Des., 12: 59, 1993. The serve and stepper productivity and cost efficiency, Proc.
- *IEEE Trans. Comput.-Aided Des.*, **5**: 508, 1986. 45. C. M. Yuan and A. J. Strojwas, Modeling of optical alignment 20. T. R. Farrel et al., Challenge of 1-Gb DRAM development when and metrology schemes used in integrated c and metrology schemes used in integrated circuit manufacturing,
	- *book of Microlithography, Micromachining, and Microfabrication,* tor model for phase shifting masks in optical lithography, *Proc.*
- P. Rai-Choudhury, ed.
22. F. Abboud et al., Advanced electron-beam pattern generation vanced photolithography Microlithogr. World 4 (4): 13–15, 18– vanced photolithography, *Microlithogr. World*, 4 (4): 13–15, 18–
	- ing enhanced reflectivity modeling, *Proc. SPIE*, **3050**: 194–204,
	- *Microfabrication,* Vol. 1, p. 377–474. Bellingham, WA: SPIE using reticle and substrate enhancements, *Proc. SPIE,* **3332**,
		- trench characterization using lithography simulation, *Future Fab*
- nology: The evolution of materials and processes for 250 nm li-27. R. Dean and C. Sauer, Further work in optimizing PBS, *Proc.* thography and beyond, in *Handbook of Microlithography, Micro-SPIE,* **2621**: 386, 1995. *machining, and Microfabrication,* Vol. 1, p. 321–376, Bellingham,

WA: SPIE Optical Engineering Press, 1997, P. Rai-Choudhury, effects of end group control of novel phenolic resins, *Proc. SPIE,* ed. **3333**: 1998.

- in *Handbook of Microlithography, Micromachining, and Microfabrication*, Vol. 1, p. 597–680. Bellingham, WA: SPIE Optical En- 78. S. V. Postnikov et al., Top surface imaging through silvlation. gineering Press, 1997. *Proc. SPIE,* **3333**, 997–1008, 1998.
- *Proc. SPIE,* **3049**: 816–828, 1997, P. Rai-Choudhury, ed. **3051**: 44–53, 1997.
- process, *Solid State Technol.*, **38** (11): 105-106, 108, 111-112, 1995. 1276–1278, 1989.
-
- 56. J. P. Stirniman and M. L. Rieger, Spatial-filter models to describe $\frac{706}{1996}$, 1996.
IC lithographic behavior, Proc. SPIE, 3051: 469–478, 1997. 82. M. Rothschild, Photolithography at wavelengths below 200 nm,
- *Proc. SPIE,* **⁴²⁷⁸**, 222–228, 1998. 57. J. Rey, Terrain: Deposition and etch simulation, *TMATimes,* **⁸**
-
-
- 60. T. Byrd and A. Maggi, Challenges to plug and play CIM, *Future* 85. T. Steinhausler et al., Optimization of etch conditions for a sili-
- 61. A. R. Neureuther, Understanding lithography technology issues thography, *Proc. SPIE,* **3333**, 122–131, 1998. through simulation, *Univ. Calif., Berkeley, Electron. Res. Lab* 86. R. R. Dammel et al., Lithographic performance of an etch-stable
 Memo., **UCB/ERL 93-40**: 1993. 1944–151.
- 62. H. Chuang et al., Practical applications of 2-D optical proximity 1998. corrections for enhanced performance of 0.25 um random logic 87. S. Hirukawa, K. Matsumoto, and K. Takemasa, New projection
- 63. M. L. Rieger and J. P. Stirniman, Using behavior modelling for sources, Proc. SPIE, 3334, 414–422, 1998. proximity correction, *Proc. SPIE*, 2197: 371–376, 1994. 88. R. Schenker, F. Piao, and W. G. Oldham, Material limitations to
-
-
-
-
- 68. Y. Ham et al., Fundamental analysis on fabrication of 256 MB 92. J. A. Liddle and C. A. Volkert, Mechanical stability of thin-mem-DRAM using the phase shift mask technology, *Proc. SPIE,* **2197**: brane masks, *J. Vac. Sci. Technol.,* **B12**: 3528, 1994.
- shifting masks, *Proc. SPIE,* **2197**: 455–465, 1994. 1995.
-
- 71. R. Schmidt et al., Impact of Coma on CD control for multiphase
-
-
- 74. B. Smith and S. Turgut, Phase-shift mask issues for 193 nm li- KEVIN D. LUCAS thography, *Proc. SPIE,* 2197: 201-210, 1994. CLIFFORD L. HENDERSON
- 75. T. Chijimatsu et al., Implementation of attenuated PSMs in ANDRZEJ J. STROJWAS DRAM production, *Proc. SPIE,* 2726: 461–472, 1996. Motorola Advanced Products
- 76. K. Douki, T. Kajita, and S. Iwanaga, A study for the design of I- Research and Development line photoresist capable of sub-quarter micron lithography: The Laboratory

- 52. A. R. Neureuther and C. A. Mack, Optical lithography modeling, 77. Q. Lin et al., Extension of 248 nm optical lithography: A thin film
in Handbook of Microlithography. Micromachining, and Microfa-
imaging approach, Pro
	-
- 53. C. L. Henderson et al., Photoresist characterization for lithogra- 79. R. Schenker, F. Piao, and W. G. Oldham, Durability of experi-
hy simulation. Part 2: Exposure parameter measurements. mental fused silicas to 193-n physimulation. Proc. SPIE, mental fused silicas to 193-nm-induced compaction, *Proc. SPIE*,
- 54. E. W. Charrier, C. A. Mack, and C. J. Progler, Comparison of 80. M. Rothschild, D. J. Ehrlich, and D. C. Shaver, Effects of excimer simulated and experimental CD-limited yield for submicron i-line laser irradiation on the transmission, index of refraction, and process. Solid State Technol. 38 (11): 105-106, 108, 111-112, density of ultraviolet grade fu
- 55. A. Erdmann et al., Lithographic process simulation for scanners, 81. R. Schenker, F. Piao, and W. G. Oldham, Material limitations to *Proc. SPIE,* **3334**, 164–175, 1998. 193-nm lithographic system lifetimes, *Proc. SPIE,* **2726**: 698–1996. 1996. 1996. 1996.
	- 182. M. Rothschild, Photolithography at wavelengths behavior, *Proc. SPIE,* **3051**: 469–478, 1997. 82. M. Rothschild, Photolithography *Proc. SPIE,* **4278**, 222–228, 1998.
- 83. K. Patterson et al., 193 nm lithographic process evaluation of ali-
58. B. Roman, personal communication, December, 1997.
59. T. L. Perkinson et al., Who needs I-line, *Future Fab Int.*, 1(3): 24. B. D. Allen at al. De
	- 59. T. L. Perkinson et al., Who needs I-line, *Future Fab Int.,* **¹** (3): 84. R. D. Allen et al., Design of an etch-resistant cyclic olefin photore- 179, 1997. sist, *Proc. SPIE,* **³³³³**, 463–471, 1998.
		- con-containing methacrylate-based bilayer resist for 193 nm li-
		- *Memo.,* **UCB/ERL 93–40**: 1993. methacrylate resist at 193 nm, *Proc. SPIE,* **3333**, 144–151,
	- devices, *IEDM Tech. Dig.*, 1997, p. 483. optical system for beyond 150 nm patterning with KrF and ArF
- 64. R. C. Henderson and O. W. Otto, Correcting for proximity effect widens process latitude, *Proc. SPIE*, 2197: 361–370, 1994.
 $\begin{array}{r} \text{193-nm} \text{ lithographic system lifetimes, } Proc. \text{SPIE, 2726: } 698-\text{vectors} \end{array}$
	-
- 65. H. Eisenmann, T. Waas, and H. Hartmann, PROXECCO— $\begin{array}{r} 65. \text{ H. Experiment} \end{array}$ Exerces in the national technology roadmap:

proximity effect correction by convolution, *J. Vac. Sci. Technol.*
 B11: 2741, 1993.
 B11:
- Fection, Froc. SFIE, 3334, 204-214, 1996.

67. M. D. Levenson et al., The phase shifting mask II: imaging simu-

16. M. D. Levenson et al., The phase shifting mask II: imaging simu-

16. M. D. Levenson et al., The phase sh
	-
- 93. T. E. Jewell, Optical system design issues in development of pro-69. G. Wojcik et al., Some image modeling issues for I-line, 5X phase jection camera for EUV lithography, *Proc. SPIE,* **2437**: 340–346,
- 70. Y. T. Wang et al., Systematic design of phase-shifting masks, 94. S. Y. Chou, P. R. Krauss, and P. J. Renstrom, Imprint lithogra-*Proc. SPIE,* **2197**: 377–387, 1994. phy with 25-nanometer resolution, *Science,* **272** (5258): 85–87,
	- PSM design, *Proc. SPIE,* 3334, 15–24, 1998. 95. J. Haisma et al., Mold-assisted nanolithography: A process for reliable pattern replication, J. Vac. Sci. Technol., B14: 4124–
- 72. H. Y. Liu et al., Application of alternating phase-shifting masks to 140-nm gate patterning: II. Mask design and manufacturing $\begin{array}{r} \text{reliable pattern replication, } J. \text{Vac. } Set. \text{ Technol., } \textbf{B14}: 4124--\text{4128, 1996.} \\ \text{tolerances, } Proc. SPIE, 3334, 2-14$