# **SEMICONDUCTOR MANUFACTURING SCHEDULING**

In this article we will present the key ideas behind scheduling semiconductor manufacturing operations. In particular, we will concentrate on scheduling semiconductor wafer fabrication plants (fabs). Modern fabs require capital investment in plant and equipment of nearly \$1 billion. This makes them the most costly manufacturing plants today. In addition, the semiconductor industry is extremely competitive, and the processes involved in wafer fabrication are exceedingly complex. As a consequence, efficient manufacturing is essential for economic success in this industry. One of the key components of efficient manufacturing of semiconductor wafers is good fab scheduling.

ders (the backlog), or the level of the finished goods inventory<br>required. These targets have to be met in a timely and effi-<br>required. These targets have to be met in a timely and effi-<br>required. These wating to processi

- must be released next. The latter decision regarding the periods.<br>type of wafer released determines the *product-mix*, or the  $P_{Poulant}$ type of wafer released determines the *product-mix*, or the *Preventive maintenance scheduling*. The expensive and<br>proportions of the various types of wafers in the fab. The complex tools used in fabs require periodic prev of layers. In this case of multiple *processes,* all the sched- rupted is important. uling decisions will have to take into account the differ-
- particular step in the processing of a wafer. Deciding which one of the many tools capable of performing the step to send a wafer to, (called routing) is an important **Performance Measures** scheduling decision. Typically, these decisions are not In order to utilize invested capital properly, one must utilize

## **SEMICONDUCTOR MANUFACTURING SCHEDULING 111**

- **Scheduling Decisions** *Sequencing.* An important decision which influences In the context of manufacturing systems, the term scheduling<br>
refers to the control of the flow of in-process material (com-<br>
refers to the control of the flow of in-process material (com-<br>
mon) terms constrained work in
	-
	-
	- ticular step. Deciding how to efficiently schedule the *Work release.* Deciding the release of a new set of wafers work-force subject to these constraints is an important to begin processing in the fab. This involves both a tim-<br>scheduling function. The operator schedules are usually ing decision, that is, when to release the new set of wa-<br>fers, as well as a choice of type decision, that is, which scheduling wafers. They are similar to time-tables, and fers, as well as a choice of type decision, that is, which scheduling wafers. They are similar to time-tables, and one of the many types of wafers processed at the facility are usually made up in advance for a shift or lon are usually made up in advance for a shift or longer
		- formed. For example, they may have different numbers tive maintenance so that the production is minimally dis-

ent processes involved. The scheduling decisions just outlined have to be made as • *Routing*. More than one tool can be used to perform a to optimize the trade-offs between various performance mea-<br>narticular stap in the processing of a wafer Deciding sures of interest.

planned in advance, but are taken dynamically when the plant and equipment efficiently. At the same time, one must wafer completes the previous processing step, based on not overload theplant with excessive work-in-process not overload the plant with excessive work-in-process inventowhich tools have failed, the workload on the tools, etc. In ries. A basic requirement is to start filling as much of the many fabs, many identical or similar tools are grouped plant's backlog as possible in a given period, in the shortest together at stations. In that case, the routing decision possible time. Thus, there are many dimensions of perforinvolves deciding which one of the many tools at a station mance of a fab scheduling policy. First, let us characterize the will be used to perform the given processing step. various metrics by which the performance of a scheduling pol-

icy is measured. Then we will attempt to give a representa- wafers in the lot. However, since all the wafers in a tive picture of the various trade-offs that exist between these lot undergo the same processing step, only one setperformance measures, and how one has to juggle these con- up needs to be performed for the entire lot. So the flicting dimensions of performance to schedule the fab effi-<br>lot-size determines the total task time per wafer, and ciently. **hence the throughput capacity**.

The following performance metrics are typically used  $(1)$  to  $Number\ of\ tools$ . The throughput capacity of a station evaluate the efficacy of fabs as a whole, and scheduling poli-<br>cies in particular.

- emerge as completed defect-free wafers from the fab.<br>
This metric is influenced more by the maturity of the pair these tools. Such failures may be hard failures<br>
technology employed, and the quality control programs or jus talk of the yield of a specific processing step in a similar the number of wafers that these tools can process in
- mumber of completed wafers exiting the fab in a given<br>period, measured, for example, in wafers per day. If the<br>line yield is 100%, then this is also the rate of *wafer*<br>*starts* into the fab. In general, throughput rates a then the throughput rate is a vector with each compo- *Preventive maintenance.* The time available for pro-
- *Throughput capacity of a fab.* This is the maximum sus- preventive maintenance carried out on the tool. tainable throughput rate of a fab operating under a given *Batching*. The capacity of a batch tool can be fully real-<br>scheduling policy. This is a fundamental limit to the *ized* only if the number of wafers loaded into th scheduling policy. This is a fundamental limit to the ized only if the number of wafers loaded into the tool<br>achievable performance of the fab, and is determined by is equal to the maximum number of wafers the tool the throughput capacity, that is, the maximum sustain-<br>able throughput rate, of each processing station consid-<br>simultaneously processed by the tool is less than the
	-
	-
	-
	- load/unload and processing operations as there are eral sluggishness of the fab.

- 
- *Line yield.* This is the fraction of the wafers started that *Tool failures*. The time available for processing by a tool *is limited by failures* and the consequent time to refashion. <br>a given period, and hence their throughput capacity.<br>Failures in fabs are of two types. Autonomous fail-<br> $\frac{1}{2}$ • *Throughput rate.* Also called just *throughput*, this is the *Failures* in fabs are of two types. *Autonomous* failures which are independent of the usage of the tool
	- nent representing the throughput for the respective type. cessing by a tool is also limited by the duration of
		- is equal to the maximum number of wafers the tool
	- able throughput rate, of each processing station consid- simultaneously processed by the tool is less than the ered in isolation. The throughput capacity of a fab is maximum number it can handle, its throughput ca- equal to the *smallest* of the throughput capacities of the pacity is proportionally reduced. individual stations. This is akin to the strength of a *Utilization.* The throughput rate in a fab cannot exceed chain being determined by its weakest link. The station the throughput capacity of the constraining station, the with the smallest throughput capacity is called the *bot-* bottleneck. As a consequence other stations are *idle,* that *tleneck.* There may be more than bottleneck in a fab. Var- is not being loaded/unloaded, being set-up, or processing, ious factors determine the throughput capacity of an in- for a fraction of the time. Also, stations can be in a failed dividual station and hence determine the throughput nonfunctional mode for part of the time. The fraction of capacity of the fab: the time a station is *not* idle is called the utilization of *Product mix.* If different types of wafers require differ- the station. In order to fully exploit the capital invested ent amounts of time to complete the processing steps in obtaining the tools at that station, it is desirable to at a station, then the throughput capacity of the sta- minimize the idleness of the station. Also, under most tion is determined by the relative proportions of absorption costing based managerial accounting systems, these types, that is, the product mix. the cost of goods sold is reduced by having high utiliza- *Yield.* As explained earlier, the fraction of wafers that tion (i.e., close to one). do not successfully complete a processing step do not *Throughput time, lead time or cycle time.* All these terms contribute to throughput. Hence, the lower the yield
	- of a processing step, the lower the throughput capac- are used to denote the total time taken by a wafer from ity of the station performing that step. when it is released into the fab to when it emerges from<br>the fab as a completed wafer. This measures the respon- $\begin{tabular}{ll} \textit{Task time. Total time taken to perform all tasks in-} \\\\ \textit{walk time} & \textit{total time taken to perform all tasks in-} \\\\ \textit{blue time} & \textit{blue time delivery. Long throughput times also increase the} \\\\ \textit{blue time} & \textit{blue time of the number is exposed to potential containers} \\\\ \textit{blue time} & \textit{blue time for which the w after is exposed to potential containers} \\\\ \textit{blue time} & \textit{blue time for which the w after is exposed to potential containers} \\\\ \textit{blue time} & \textit{blue time for which the w after is exposed to potential containers} \\\\ \textit{blue time} & \textit{blue time for which the w after is exposed to potential.} \\\\ \textit{blue time} & \textit$
	- (or a set of wafers in batch tools); the time taken to *Work in process (WIP) inventories.* WIP inventory is the set-up for that particular processing step; and the number of wafers which are still in the fab at various time taken to perform the actual processing. Stages of processing. WIP inventory represents working Lot size. A tool which processes one wafer at a time capital tied up in the fab. Large WIP inventories also (called a single-wafer tool) will perform as many result in slower detection of quality problems, and gen-

## **Relationships Between Performance Measures**

The various performance measures already described, namely the throughput rate, utilization, throughput time, and WIP inventory are all related to each other. For the purpose of illustration, we will consider a fab making just one type of wafers with a line yield of 100%. Then, let the start rate of wafers equal the throughput rate equal  $\lambda$ .

When the throughput rate  $\lambda$  is fixed, the long term average WIP in the system *L* is directly proportional to the long term average lead time *W*. In fact,

$$
L = \lambda W
$$

This means that a high average WIP results from having a state of the Utilization high average lead time and vice-versa. This is quite intuitive **Figure 1.** Relationship between utilization and cycle time. because we would expect a wafer entering a fab with a lot of WIP inventory built up in front of it to take longer to exit from a fab than a wafer entering a relatively empty fab. This the objectives without giving up some of the other. This will relationship holds in great generality (for example, the relationship holds for each type of wafer turing many kinds of wafers), and is called *Little's law.* Lit-<br>tle's law tells us that the goal for efficient fab management is<br>the same for both WIP and load time, reduce one without. Wafer fabs have certain characteris the same for both WIP and lead time—reduce one without Wafer fabs have certain characteristics which make them<br>changing the throughout rate and you automatically reduce particularly hard to schedule. The most important of

disproportionately large amount. The key driver for this non-<br>linear effect is *variability* (2). There are many sources of vari-<br>local perspective of an individual station can prove disastrous<br>ability in a fab. There is v cessing times due to operator assists, (2) random machine The other characteristic of wafer fabs that makes them failures and variability in the consequent repair time, and (3) hard to schedule (3) is the diversity of equ variability in yield. The greater the degree of variability (as ment (or tools, as they are often called) vary widely. Some of measured by the ratio of the standard deviation of the under-<br>the tools process wafers one at a measured by the ratio of the standard deviation of the under-<br>lying distribution to the mean, commonly called the coeffi-<br>could involve significant set-un and changeover times. Other lying distribution to the mean, commonly called the coeffi-<br>could involve significant set-up and changeover times. Other<br>cient of variation) the greater the nonlinearity in the relation-<br>tools called batch tools process a cient of variation) the greater the nonlinearity in the relation-<br>ship. The effect of utilization and variability on lead time is time. An example of a batch tool is a well-drive furnace. This

Figure 1 illustrates the difficult tradeoff that must be opti- by heating. Such a batch tool will have to be scheduled intelli-<br>mized while scheduling fabs. On one hand, we need to in- gently so as to ensure that its capac crease throughput and utilization as much as possible. On the fers simultaneously is maximally utilized. Tools are not comother hand, we have to minimize the actual-to-theoretical ra- pletely reliable, and they fail periodically. Some tools, tio as much as possible. However, we cannot improve one of especially those operating in a high vacuum environment like



changing the throughput rate, and you automatically reduce particularly hard to schedule. The most important of these is<br>the other.<br>The averse lead time in a feb is proportional to the sum volves several hundred processing The average lead time in a fab is proportional to the sum<br>volves several hundred processing steps. These steps consist<br>of the total task times for each of the processing steps re- of similar operations which are repeated

ship. The effect of utilization and variability on lead time is time. An example of a batch tool is a well-drive furnace. This representatively sketched in Fig. 1. tool is used to drive implanted impurities to various depths gently so as to ensure that its capacity to process many wa-



rules which have been developed in particular for scheduling be done. Thus, this rule attempts to regulate WIP inventories semiconductor fabs. We shall do this by first introducing vari- at the next, downstream station and provide work for that ous rules which have been used for general job shop type station which is most likely to be starved. manufacturing systems. Then we shall point out the difficult- Some sequencing rules are designed to mitigate the impact ies with using these policies in a semiconductor fab, and thus of set-ups. One way to minimize the impact of set-ups is to motivate the need for designing policies specially for semicon- serve all the wafer lots which can be processed using the curductor fabs. We begin by describing scheduling rules which rent set-up, until no more such lots are available for pro-

have been used for many years in job shop manufacturing settings. Some of these rules continue to be used in wafer fabs today.

### **Common Sequencing Rules**

There are a wide variety of sequencing rules which have been developed for general job shop type manufacturing systems (4). Most of these rules have been developed using heuristics which attempt to control either (1) the configuration of the WIP inventory and/or  $(2)$  the material flows within the manufacturing shop floor, as a way of attempting to optimize the trade-off between throughput, lead time, and WIP inventory on the shop. As a brief introduction to the vast array of available rules, we present a short list of representative sequencing rules and the rationale behind each of them.

To recall, sequencing rules are policies which decide which of the wafer lots waiting for processing at a tool is to be processed next at that tool. The one all of us understand and know about is the first in first out (FIFO) rule. This rule picks that lot which has waited at the tool the longest for service. Another popular policy is the shortest processing time rule. This rule picks that wafer lot which has the least amount of processing time requirement from that tool. The rationale is that one wishes to get the short jobs out to the next processing step as quickly as possible. Alternately one can think of getting lots out of the *entire system* as soon as possible. This is motivated by the desire to reduce the throughput time of the jobs. One way to try and achieve this is to choose a scheduling rule which picks that lot for processing which has the least amount of total processing left before it exits the entire **Figure 2.** A representative re-entrant line. system. This rule is called the shortest remaining processing time rule. On the other hand, one can argue that at any station, attention must be given to that lot that requires the

physical vapor deposition (used to deposit metal on the sur-<br>maximum amount of work from the tool, before attending to<br>face of a wafer), may take a long time to repair when they<br>shorter jobs. This results in the longest p ristic which does this is the least work next queue rule, where **SCHEDULING SEMICONDUCTOR FABS** priority is given to the wafer lot that, on completion of processing, will join the queue of waiting lots at the next pro-In this section, we discuss a representative set of scheduling cessing step which has the least amount of work waiting to

cessing at the tool, before switching to processing another type of wafer and thus having to do a set-up. This is the serve to exhaustion or clearing rule.

Another set of commonly used scheduling rules worth discussing are the batching rules. Recall that the batching decision involves deciding when and how many wafers to load into a batch tool for simultaneous processing. The trade-off is whether to start as soon as possible and possibly run the batch tool with fewer wafers than the tool is capable of han-Fool 1 Tool 2 dling simultaneously or to wait until enough wafers have ac-<br>
Tool 1 Tool 2 cumulated at the tool to fully utilize the capacity of the tool, **Figure 4.** Stylized example of re-entrant line. at the risk of increasing the delay experienced by the wafers. One commonly used batching rule is the limited look-ahead rule, where one waits to see if there are any wafers arriving<br>in the near future (up to a limited time horizon) before load-<br>ing and starting up the batch tool.<br>This policy is usually implemented by releasing a<br>postant. Th

onto the factory floor in an attempt to optimize the trade-<br>off between throughput rate and cycle-time discussed in the creasing the WIP usually increases the throughput rate, but off between throughput rate and cycle-time discussed in the creasing the WIP usually increases the throughput rate, but previous section. In this subsection we discuss some common release policies to illustrate the various issues which must be to be struck between the allowed WIP level and the target<br>throughput rate. grappled with in designing such policies.<br>In designing release policies, one must try and achieve the the three stepsies of this policy is to explicitly maintain the

throughput rate required to achieve the quotas set by the pro- level of WIP constant at every processing step. One way to do<br>duction planning and control function (or equivalently to this is to allow a transfer of a lot fr duction planning and control function (or, equivalently, to make sure that the backlog of customer orders does not grow its succeeding processing step only when the succeeding step<br>without bound) while still maintaining a small amount of completes a transfer. That is, the downstrea without bound) while still maintaining a small amount of completes a transfer. That is, the downstream step *pulls* work<br>WIP in the fab and keeping the mean cycle time small. One in from the upstream step as it completes a WIP in the fab and keeping the mean cycle time small. One in from the upstream step as it completes and delivers its can just release work into the system as it arrives and thus own work further downstream. This method of can just release work into the system as it arrives and thus own work further downstream. This method of WIP control<br>buildup WIP on the fab floor. Arguably, it is better to keep was popularized by the Japanese automobile i buildup WIP on the fab floor. Arguably, it is better to keep was popularized by the Japanethe inventories on paper, that is, as a pending order waiting is called the Kanban system. the inventories on paper, that is, as a pending order waiting to be released onto the fab floor than as WIP in the fab. Then In fabs with one clearly identified bottleneck step, one can these pending orders can be released along with the required release work into the fab such that the WIP upstream of the raw material (in this case, a raw wafer) according to some bottleneck step is held constant in a fash raw material (in this case, a raw wafer) according to some bottleneck step is held constant in a fashion similar to<br>mechanism which improves the performance of the fab (see CONWIP. The rest of the steps downstream of the b mechanism which improves the performance of the fab (see CONWIP. The rest of the steps downstream of the bottleneck<br>Fig. 3) Although the order spends some time in the paper can be paced by the bottleneck. This release mech Fig. 3). Although the order spends some time in the paper can be paced by the bottleneck. This release mechanism is<br>queue and thus increases the time taken to fill that order it called drum-buffer-rope and was popularized queue, and thus increases the time taken to fill that order, it called drum-buffer-rope and was popularized by Eliyahu Gol-<br>is hoped that the decreased cycle time on the fab floor due dratt. In re-entrant lines, where the is hoped that the decreased cycle time on the fab floor due dratt. In re-entrant lines, where the bottleneck resource is<br>to the release control mechanism will more than compensate revisited for many process steps, this rul to the release control mechanism will more than compensate

One common release control mechanism used in general alternative approach to allowing the bottlene of pace  $\alpha$  is deterministic release. Here the orders are rejob shops is deterministic release. Here the orders are released onto the shop floor only at periodic intervals. This has the advantage of removing one potential source of variability **Motivation for Designing Policies for Fabs** from the system. This is an example of a release policy which<br>attempts to regulate flows in the system. One could also con-<br>ceive of release policies which attempt to regulate WIP on the<br>fab floor. One such policy is the C





new wafer lot onto the floor only when a completed lot of the **Common Work Release Policies** same type leaves the floor. One attempts to match the Scheduling policies also attempt to regulate the flow of work throughput rate required to achieve the production targets by

In designing release policies, one must try and achieve the An extension of this policy is to explicitly maintain the roughput rate required to achieve the quotas set by the pro-<br>level of WIP constant at every processing s

for this.<br>
one common release control mechanism used in general alternative approach to allowing the bottleneck to pace work

highly idealized caricature of a segment of a fab, with two single wafer tools performing four processing steps (1, 2, 3, and 4) on two types of lots, A and B. Steps 1 and 3 are required to complete processing for type A lots, and 2 and 4 for type B lots (there are two processes in this fab). Processing steps 1 and 4 are performed on tool 1 and steps 2 and 3 on tool 2. Assume for simplicity that the lot size is 1, that is, there is 1 wafer per lot. The processing times for steps 1 and "Queue on paper" and  $\frac{1}{3}$  are exactly 1 h and those for 2 and 4 are variable with a Figure 3. The lot release architecture. mean processing time of 10 min.

ample, each pair of wafers of type A and B entering the sys- throughput rate. tem brings with it 70 min worth of work for tool 1 (since step It is intuitive that the bottlenecks should determine the 1 takes 1 h and step 2 takes 10 min) and since wafer pairs flow of work into the system. On the one hand, we want to come in every 75 min, one expects that tool 1 will be capable make sure that a bottleneck is never starved for work as it is of handling this work and would be busy about 70/75 or among the critical resources in the system. Such starvation 93.3% of the time. but this is not the case. The reason for this will lead to a later bunching up of subsequent lots, and thus bizarre behavior is the highly re-entrant nature of the flow, to higher cycle times. On the other hand we do not wish to ity policy causes alternative blocking and starvation of the to excessively long cycle times. The workload regulation retools, resulting in WIP increasing without bound because the lease policy achieves this balance by releasing new work into

very nonintuitive and undesirable behavior. This motivates ent workload release policy. the need for better policy design for scheduling wafer fabs, For simplicity we shall present the workload regulation

these two policies are compared against the common policies described in the previous section. This, we hope, will convince the reader of the benefits of designing policies specially for fabs. We begin by describing a work release policy which is due to Wein (9).

The key to input regulation, that is, deciding when to re-<br>lease wafer lots onto the fab is the idea of a bottleneck. The of work to be done by the bottleneck on a lot in processing lease wafer lots onto the fab is the idea of a bottleneck. The of work to be done by the bottleneck on a lot in processing bottleneck is that station (or stations) in a fab which is uti-<br>stand before it exits the system a bottleneck is that station (or stations) in a fab which is uti-<br>lized the most under a given set of throughput rates and a<br>currently at processing stap *i* The WR(A) policy then releases lized the most under a given set of throughput rates and a currently at processing step *i*. The  $WR(A)$  policy then releases given product mix. A fab may have more than one bottleneck. work into the system only when  $M \leq A$ 



**Figure 5.** The total WIP trajectory in the example. respective threshold.

In the spirit of the shortest remaining processing time In order that the fab be able to handle the demand placed on rule, processing steps 4 and 3 are given priority at tools 1 and it, it is necessary that every tool in the system be utilized less 2 respectively, since they correspond to exit steps. The release than one hundred percent of the time. As we have seen from policy is deterministic, and lots of both type A and type B Fig. 2, utilizing the bottlenecks too close to capacity can result wafers are released into the system periodically at 75 min in excessively long cycle times in the presence of variability. intervals. The total WIP in the system is plotted versus time So the capacity of the entire fab is determined by the level of for a simulation run which is plotted in Fig. 5. utilization of the bottlenecks when there is an upper limit to As we can see from Fig. 5, the WIP inventory increases the acceptable average cycle times. This leads to the idea of without bound. This is definitely not what could be predicted cycle time constrained capacity, where the inability to accept from a naive analysis of the situation presented here. For ex- very long mean cycle times restricts the permissible

combined with a poor choice of scheduling policies. The prior- buildup excessive WIP in front of the bottleneck, thus leading tools loose too large a fraction of their time being starved for the system only when the total work in the system, remaining work to be able to complete the workload imposed on them. to be done by the bottleneck tools in order to get rid of all of Although this example is in a very simple setting, it's the current WIP in the system, is in a particular configuramoral carries over to real fabs—a naive choice of scheduling tion. The particular choice of the WIP configuration can be policies combined with re-entrant line flow could result in chosen in many ways, and each one of them leads to a differ-

which take the special features of the wafer fab into account. policies in the setting of a fab with a single process and single product type. In a single bottleneck fab, one can choose to **The Workload Regulation Release Policy** release work into the fab only when the total work which must be completed by the bottleneck, in order to get rid of all In this and the next subsection we will present two policies<br>which have been specially designed for scheduling semicon-<br>ductor wafer fabs. In the next section we present the results<br>of a simulation case study of schedulin

$$
M = \sum_{i=1}^{S} m_i X_{i,j}
$$

work into the system only when  $M \leq A$ . The choice of *A* determines the throughput rate which will be sustained under this release policy, and thus will have to be tuned to match the rate required to ensure that the backlog of orders does not grow without bound.

When there is more than one bottleneck in the fab, we can adapt the workload regulation policy described above for the one bottleneck case in many ways. First, we could just replace the workload *M* by the sum of the workloads for each of the bottlenecks, and then pick a new threshold *A* which reflects this as well. This approach does not differentiate between the bottlenecks and so the interactions between the bottlenecks are ignored. This may not be such a good idea. Alternately, we could replace the single index *A* by multiple indices where we explicitly track the workload for each of the machines and 10000 15000 we explicitly track the workhoad for each of the machines and release work into the system when any one of the workloads falls below its

### **The Fluctuation Smoothing Sequencing Rules** step *k* as

Having discussed a release policy designed specifically for semiconductor fabs, let us now discuss a sequencing rule

mance of the fab, as measured by the average cycle time, is improved. Setting overly critical due-dates has the effect of disrupting the flow of lots in a fab. Lots with extremely low slack in the due-dates, commonly called *hot lots,* adversely affect the performance of the fab as a whole. They receive where  $\zeta_i$  is an estimate of the time remaining until exit from priority at every step and as a consequence the majority of the system for a lot currently in st priority at every step, and as a consequence the majority of the system for a lot currently in step *i*. This version of the the lots in fab still awaiting processing suffer It is worth  $\alpha x$ , least slack policy is indepe the lots in fab still awaiting processing suffer. It is worth  $ex$ - least slack policy is independent of the choice of the step k. If a smining whether the henefits gained from getting the hot lot we have accurate estimate amining whether the benefits gained from getting the hot lot we have accurate estimates of the delay parameters  $\zeta_i$ , we out on time outweight the increased lead time suffered by the suppose to reduce the variability of out on time outweight the increased lead time suffered by the hope to reduce the variability of arrivals to each step *k* and majority of lots. In a fab producing a small variety of parts a thus reduce the consequent delay majority of lots. In a fab producing a small variety of parts, a thus reduce the consequent delays, and hence the average cy-<br>case can be made that improving the averall performance of cle time in the fab. This sequencing case can be made that improving the overall performance of the time in the fab. This sequencing rule is called the fluctua-<br>the fab in terms of average cycle time and WIP will improve<br>the due date performance of the indivi

Suppose we were to ignore the actual due dates on the lots,<br>and instead set due dates for each lot with the aim of improv-<br>ing overall fab performance. Some lots will be completed later<br>than their due dates. However, if th picked in a rational fashion, with every due-date being set as **<sup>A</sup> Case Study** the date on which the order was placed plus a quoted lead time, and if the orders were released into the fab in the order In this subsection, we present excerpts from a simulation case in which they were received, then reducing the average cycle study of an R&D fab carried out first by Wein (9) and later time would reduce the average lateness of a lot as well. So we by Kumar et al. (10). The fab has a single process comprising could ignore the original due-dates in this case. The question 172 operations carried out at 24 stations, each consisting of now to be addressed is: what should the new due-dates set by one or more identical tools or machines. Many of these stathe sequencing rule be? tions are visited more than once.

in manufacturing. One source of variability is the variability the fab. The variability in the system is both in actual proin the flows. In particular, it is the variability in the time cessing time (usually due to the involvement of an operator propose a scheme for setting due dates which will simultane-<br>our failures of the machines. If *MPT* is the mean processing<br>we reduce burstiness of arrivals to each processing step time, *MTBF* the mean time between failure ously reduce burstiness of arrivals to each processing step, time, *MTBF* the mean time between failures and *MTTR* the thus reducing variability in the flows. We do this by setting a mean time to repair, the utilization o thus reducing variability in the flows. We do this by setting a mean time to repair, the utilization of due-date for reaching each processing step. Suppose  $\lambda$  is the in hours of work per hour) is given by due-date for reaching *each* processing step. Suppose  $\lambda$  is the target throughput rate, that is, the mean rate of release of new lots into the fab. For the *n*th lot being released into the fab, we can set the due date to reach step *k* as  $d_k(n) = n/\lambda$ . Then, if we reduce the variance of the lateness in reaching<br>step k, that is, make lots uniformly early or late, we will re-<br>duce the burstiness of arrivals to step k. Let us now turn to<br>relate throughput desired to be ach

$$
l_k(n) = e_k(n) - d_k(n)
$$

We will attempt to reduce the variance of lateness by imple- chosen so as to achieve the target throughput. menting a variant of the least slack scheduling rule at each The fluctuation smoothing policy for mean cycle time step *i* where we define slack of the *n*th part in reaching (FSMCT) is compared against the first in first out (FIFO) se-

$$
s_k(n) = d_k(n) - \zeta_{k,i}
$$

which was also designed especially for semiconductor by Kunder  $\epsilon_{k,i}$  is an estimate of the time remaining for a lot currier and co-workers (10).<br>The sequencing rule we discuss is a variant of the least<br>slack rule descr

$$
s_i(n) = \frac{n}{\lambda} - \zeta_i
$$

We have seen that variability induces congestion and delay As before, let  $\lambda$  be the target rate of release of wafer into between consecutive arrivals to every station in the fab. We whose task times are not deterministic) as well as due to ran-<br>propose a scheme for setting due dates which will simultane- dom failures of the machines. If MPT

$$
\text{utilization} = \left[\frac{\lambda(\text{no. of visits})(MPT)}{\text{no. of machines}} + \frac{MTTR}{MTTR + MTBF}\right]
$$

reducing the variance of lateness in reaching step k. Suppose<br>  $e_k(n)$  is the time at which the *n*th part arrives at step k. The<br>
lateness of the *n*th lot in reaching step  $l_k(n)$  is given by<br>
lateness of the *n*th lot in *i* and *lation policy <i>WR*(*A*) with *A* being the threshold for the work at Station 14 below which additional wafers are released into the system. Both the CONWIP level and the threshold are





time (SRPT) rule described in the previous section under each of the overall fab, and the capacity of each station is also con-<br>of the release policies already described. The performance stantly changing, because of change of the release policies already described. The performance metric used in the mean cycle time of wafers in the fab. The as more is learnt about the process. This is particularly true results are tabulated in Table 2. when a new processing technology is implemented, and the

have not presented the exhaustive set of results that the au-

that these policies which have been designed and tuned using necks as they might dynamically change as the product mix simulation studies can just be picked up and immediately im- changes. plemented in a real production fab leading to instantaneous To summarize, the WIP in the fab must be constantly improvement in performance. So, in the next section, we dis-<br>tracked, the processing equipment, yield and prod improvement in performance. So, in the next section, we dis-<br>cuss the implementation issues involved in scheduling wafer monitored and the scheduling policies have to be periodically cuss the implementation issues involved in scheduling wafer monitored, and the scheduling policies have to be periodically<br>fabs.

In this section we present some of the difficulties that must be dealt with before a scheduling policy can be successfully **Scheduling Software**

**Table 2. Cycle Time Performance Comparisons of R&D Fab**

Policies	<b>FIFO</b>	<b>SRPT</b>	<b>FSMCT</b>
Deterministic <b>CONWIP</b>	261.67 301.59	280.34 297.43	234.97 271.12
Workload Reg.	253.93	273.35	229.66

implemented in a fab. Then we present a generic example of commercially available software that allow us to overcome these difficulties, abstracted from a recent survey for SEMA-TECH (11).

## **Difficulties with Implementing Scheduling Policies**

Among all the difficulties with implementing scheduling policies in wafer fabs, the most important one is the need for information. Most scheduling policies have some informational requirements. Even the simple FIFO policy requires that the order of arrivals to a particular tool be known. Of course, this can be easily obtained by simply stacking the lots in the order in which they arrived. The shortest processing time and the shortest remaining processing time rules require that an accurate estimate of the time taken to perform each processing step be known. The workload regulation release policy and the least work next queue rule require the knowledge of the WIP at each of the processing steps at each instant of time, in addition to the processing time information. The FSMCT policy requires knowledge of the processing times, as well as an estimate of the time remaining until each wafer lot, at each processing step, exits from the system. Thus there is a need in most policies to know the parameters of the process like the processing steps and processing times, as well as to track the WIP on the shop floor.

These difficulties are further exacerbated by the dynamically changing environment in the fab. Tools are constantly quencing rule and the shortest expected remaining processing failing, and their status needs to be monitored. The capacity<br>time (SRPT) rule described in the previous section under each of the overall fab, and the capacity It is evident that the combination of the workload regula- fab is slowly ramped up to full production as processing bugs tion policy in combination with the FSMCT sequencing rule are ironed out. The scheduling policies have to be constantly outperforms all other combinations of policies. Although we tuned during this phase. Another factor which contributes to thors cited have obtained, it can be seen that a carefully de- product mix. The product lifetime in the semiconductor indussigned scheduling policy can result in substantial improve- try is only a small multiple of the cycle times in the fab. As a ment in the performance of a fab, which in an industry as consequence, the mix of products being made in a fab changes competitive and capital intensive as wafer fabrication can constantly. The scheduling policies have to take this into actranslate to substantial financial gains. count. For example, this means that in implementing work-We do not want to leave the reader with the impression load regulation policies, we have to keep track of the bottle-

tuned to realize the maximum benefits of implementing the scheduling policies. All of these point toward the need for a **IMPLEMENTATION** computerized system with custom software. In the next section we will briefly describe such a system.

This subsection is based on a recent SEMATECH survey (11), which discusses a wide variety of commercial scheduling software packages in great detail. Rather than attempt to provide an exhaustive list of available packages, we will profile a generic package, whose modules exist in many of the commercial packages, as an illustrative example of what is available on the market.

A typical shop floor control package contains various mod-<br>
out S. S. Panwalker and W. Iskander, A survey of scheduling rules,<br>  $\frac{0}{2}$  (1): 45–61, 1977. ules that interact and perform the various functions required *Operations Research*, 25 (1): 45–61, 1977.<br>for efficient shop floor control. The lot scheduling module per-<br>5. C. R. Glassey and M. Resende, Closed-loop job re for efficient shop floor control. The lot scheduling module per-<br>forms the scheduling function we have discussed in this arti-<br>WLSI circuit manufacturing, IEEE Trans. Semicond. Manuf., 1: forms the scheduling function we have discussed in this arti-<br>
cle This module is a real time system which performs lot seculing  $147-153$ , 1988. 147–153, 1988.<br>cuencing and lot release among a bost of other functions It 6. R. J. Schonberger, *Japanese Manufacturing Techniques*, New quencing and lot release among a host of other functions. It 6. R. J. Schonberger, *Japane*<br>interacts with the other modules in the nackage such as the York: The Free Press, 1982. interacts with the other modules in the package such as the Tree Press, 1982.<br>WIP tracking module to track the current status of the vari- 7. A. N. Rybko and A. L. Stolyar, On the ergodicity of stochastic WIP tracking module to track the current status of the vari- 7. A. N. Rybko and A. L. Stolyar, On the ergodicity of stochastic current status of the vari- processes describing open queueing networks. Problemy Pereous lots, the resource tracking module to obtain the status of processes describing open queueing networks, Problemy Pere-<br>operators and equipment, thus providing the needed informa-<br>tion for implementation of the vention tion for implementation of the various policies we have de-<br>scribed in this article. It also forecasts lot completion times,<br>scribed in this article. It also forecasts lot completion times,<br>this totimal this stributed rea

pointed out in the previous section can be mitigated to a large ing software, *SEMATECH Technology Transfer*, 95012685A-<br>extent using appropriate software. However, there are costs XFR, 1995. of acquiring, implementing, and maintaining the software, but these costs are insignificant in comparison with the large P.R. KUMAR capital investment in a wafer fab. Hence shop floor control University of Illinois at Urbanasoftware is quite prevalent in the semiconductor industry. Champaign

### **SUMMARY**

In this article, we have described the scheduling function in semiconductor wafer fabs, and identified the key trade-off 's to be evaluated in designing scheduling policies. We have surveyed some the sequencing rules and release polices used in semiconductor manufacturing, and presented examples of policies specially designed for wafer fabs. We have discussed the possible benefits of using such policies, and the issues involved in implementing them in a fab.

Several other detailed issues arise. We have not discussed the issues of routing, lotsizing, and batching in any detail. We have also restricted attention to sequencing rules and not discussed the more general scenario of schedule development which is essential for workforce scheduling and scheduling preventive maintenance.

Although this has been a limited introduction to the subject, the issues described here are sufficient for the reader to get acquainted with the basic ideas behind scheduling semiconductor manufacturing.

### **BIBLIOGRAPHY**

- 1. R. C. Leachman and D. A. Hodges, Benchmarking semiconductor manufacturing, *IEEE Trans. Semicond. Manuf.,* **9**: 158–169, 1996.
- 2. W. J. Hopp and M. L. Spearman, *Factory Physics,* Chicago: Irwin, 1996.
- 3. R. Uzsoy, C.-Y. Lee, and L. A. Martin-Vega, A review of production planning and scheduling models in the semiconductor industry Part I, *IIE Trans. Scheduling Logistics,* **24** (4): 47–60, 1992, and Part II: Shop floor control, *IIE Trans. Scheduling Logistics,* **26**: 44–45, 1994.

### **SEMICONDUCTOR MANUFACTURING TEST STRUCTURES 119**

- 
- 
- 
- 
- 
- 
- 
- 

SUNIL KUMAR Stanford University