# **ISOLATION TECHNOLOGY**

Increased packing density of active and passive devices is essential in integrated circuit technology in order to provide expanded circuit functions at improved performance levels and reduced costs. Tight packing of devices requires good isolation technology in order to keep the activity of one device from affecting the operation of adjacent devices. Isolation technology must meet requirements for low leakage, low complexity, good planarity, low defect generation, low parasitic capacitance, and good reliability in addition to tight packing density.

# **BASIC ISOLATION REQUIREMENTS**

Integrated circuit technologies use various types of active and passive devices that require different isolation techniques. Active devices include bipolar junction transistors (BJTs)and metal-oxide-semiconductor field-effect transistors (MOSFETs). Passive devices include resistors, capacitors, and diodes. The isolation techniques used for these devices can generally be categorized as either junction isolation or as dielectric isolation.

Junction isolation is utilized in both MOSFET and BJT devices. Source-drain regions in MOSFETs are isolated from the substrate using junction isolation. Emitter, base, and collector regions in BJTs are isolated from each other using junction isolation. The junction between a diffused region of opposite impurity type to that of the substrate is referred to as a  $p-n$  junction. The  $p-n$  junction provides good isolation between the diffused region and the substrate due to the formation of a depletion region around the junction thereby terminating the applied electric field (see Fig. 1). For junction isolation to be effective, the junction must be operated under reverse bias (*n*-type region held positive relative to *p*-type region), the reverse bias across the junction must not exceed the junction breakdown voltage (BVJ), and there must be no dislocations or mid-gap impurities in the silicon crystal in the depletion region to cause excess leakage. Most junctions in integrated circuits are made of two different impurity regions where the dopant concentration of one region is much higher than the opposite region. This type of junction is referred to as an abrupt one-sided junction. The breakdown voltage of abrupt one-sided junctions is determined primarily by the dopant concentration (*N*) of the more lightly doped side, which is typically the substrate doping, and can be ex-



**Figure 1.** Thick field oxide isolation between two adjacent  $n +$  diffusions showing extension of depletion regions into the more lightly doped  $p-$  substrate.

pressed as

$$
\text{BVI} \propto \frac{1}{N} \tag{1}
$$

For source-drain junctions on MOSFETs and base-collector junctions BJTs, *N* is chosen to provide junction breakdown voltages that are higher than the circuit operating voltage, typically twice as high.

Dielectric isolation uses the electrical insulating properties of dielectrics such as silicon dioxide  $(SiO<sub>2</sub>)$  or silicon nitride  $(Si<sub>3</sub>N<sub>4</sub>)$  to isolate devices from each other while in close proximity on a silicon wafer. The simplest form of dielectric isolation is the thermally grown silicon dioxide layer used to passi vate the silicon wafer surface to prevent excessive leakage across  $p$ –*n* junctions terminated at the surface. Diodes, BJTs, **Figure 2.** Thick field oxide isolation between two adjacent MOSFET and MOSFETs all depend on this surface passivation to avoid inversion layers. excess leakage. Another form of dielectric isolation is the use of a thick field oxide to physically separate diffused junctions and MOSFET channel regions. Figure 1 shows how a thick The  $V_T$  of the parasitic field oxide MOSFET should be at least<br>field oxide made of slicon dioxide is used as the masking twice as high as the operating voltage of th

$$
W \propto \sqrt{\frac{V_R}{N}}
$$
 (2)





## **LOCOS ISOLATION**

The grow-and-etch field oxide isolation structure illustrated  $V_R$  is set by the application and design specifications of the in Figs. 1 and 2 was adequate for early integrated circuit appear and the propositions, but it had significant limitations that prevented equirements. Increa

thography, etch the silicon nitride layer, implant a boron field implant in open isolation regions. The field implant is masked



strate. tride layer.

by the photoresist layer used to pattern the silicon nitride and resulting in lower gate oxide breakdown voltages on MOShigh temperature steam oxidation (900 to 1000  $^{\circ}$ C). Silicon and passive devices. The contract of the contr

One obvious drawback of the LOCOS isolation scheme is the lateral growth of oxide under edges of the silicon nitride layer. This tapered oxide region is referred to as the bird's **ENHANCEMENTS TO LOCOS** beak and is undesirable in that it encroaches into active regions and reduces their area. The bird's beak can be reduced LOCOS isolation provides improved planarity over the prior by reducing field oxide thickness, reducing pad oxide thick- grow-and-etch isolation technology, but it is still not comness or increasing silicon nitride thickness, but thinner pad pletely planar. About half of the LOCOS field oxide thickness oxide and thicker nitride layers tend to cause higher stress extends above the wafer surface. One technique for improving levels in the silicon after field oxidation that can create silicon LOCOS planarity is to initially grow more field oxide than dislocations that cause junction and gate oxide leakage prob- needed, and then etch back the field oxide to bring it planar lems. For practical LOCOS technologies, the length of the with the wafer surface as shown in Fig. 6. The isotropic etch bird's beak is about the same as the thickness of the field used not only thins the field oxide, but also pulls back the oxide. bird's beak to reduce encroachment. There is a limit to how



**Figure 5.** *Kooi* or *white ribbon* affect associated with the use of steam oxidation to form thick field oxides in LOCOS isolation (1). An unin-**Figure 3.** LOCOS isolation structure shown at the point in the pro- tentional silicon nitride layer is formed on the silicon substrate surcess flow where the CVD silicon nitride layer has been patterned and face near the edge of isolation structures as a result of the chemical etched and the boron field implant has been implanted into the sub- reaction between high temperature steam and the CVD silicon ni-

thus is self-aligned to the nitride edge as shown in Fig. 3. FETs. The problem is caused by formation of a thin silicon Next, the photoresist layer is removed and a thick field oxide nitride layer on the substrate surface during the steam field (30 nm to 100 nm) is grown in open isolation regions using oxidation step as shown in Fig. 5. The thin silicon nitride layer retards the growth of the subsequent gate oxide renitride is an effective barrier against steam diffusion and pre- sulting in thin regions. This effect is referred to as the Kooi vents oxidation in regions covered by nitride. 0.45 nanometers effect (after the discoverer) (1) or the white ribbon effect (after of silicon is consumed for every nanometer of silicon dioxide its visual appearance). The solution to the problem is to grow grown and the result is a field oxide that is partially recessed a thin sacrificial silicon dioxide layer after removing the CVD into the silicon substrate as shown in Fig. 4. Following field silicon nitride and pad oxide layers and to strip the sacrificial oxidation, the silicon nitride and pad oxide layers are re- oxide layer off before growing the final gate oxide. This helps moved and further process steps are done to form the active to break up and remove the thin silicon nitride layer and

A unique problem encountered early in LOCOS develop- useful this approach is because the extra field oxidation conment was the thinning of gate oxides near LOCOS field edges sumes more of the boron field implant and the etch back step



**Figure 4.** LOCOS isolation structure shown after a thick field oxide **Figure 6.** Etchback LOCOS showing a reduction in bird's beak has been grown in open regions in the CVD silicon nitride layer. length and improvement in isolation planarity.





planarity by adding a silicon recess etch step prior to growing a thick wafer surface (0.5 to 1.0  $\mu$ m), and polish the CVD silicon diox-

Another approach to improve LOCOS planarity is to add<br>an additional silicon substrate etch step to the LOCOS pro-<br>next with chemical etchants and the process steps for forming<br>cess flow right after etching the CVD silicon

Numerous other versions of LOCOS have been developed<br>to improve planarity and reduce the size of the bird's beak.<br>for an extra field implant. One problem with shallow trench<br>SILO (Sealed-Interface Local Oxidation) (2) is smaller bird's beak and the polycrystalline silicon layer reduces stress that would otherwise create silicon dislocations **TWIN WELL CMOS** near the isolation structure. SWAMI (Side WAll-Masked Isolation) (5) follows process steps similar to recessed LOCOS Complementary MOSFET (CMOS) technology incorporates and then adds steps to seal the edges of the etched nitride and both *n*-channel (NMOS) and *n*-channel (PMOS) and then adds steps to seal the edges of the etched nitride and both *n*-channel (NMOS) and *p*-channel (PMOS) transistors as silicon before growing the field oxide. The silicon recessing a means to improve circuit perform improves isolation planarity while the side wall sealing re-<br>duces the size of the bird's beak. Although these technologies to become mainstream in the industry in the 1980s. Isolation improve planarity or reduce beak size, they are considerably more complex than standard LOCOS and introduce increased mechanical stress at field oxide edges that can lead to silicon dislocations resulting in increased junction leakage or degraded gate oxide reliability. However, improvements to LO-COS have allowed this isolation technique to be successfully scaled at least down to 0.35  $\mu$ m and 0.25  $\mu$ m generation technologies.

Reference 6 is an excellent source of information on LO-COS isolation and enhanced forms of LOCOS.

## **SHALLOW TRENCH ISOLATION**

Shallow trench isolation (STI), or buried oxide (BOX) isolation, is a new isolation technology that has started to replace **Figure 8.** Shallow trench isolation showing excellent planarity and mands on isolation technology increased and the complexity and planarized with chemical-mechanical polishing.

of the LOCOS solutions grew. Shallow trench isolation has no bird's beak to encroach into active areas and is planar with the wafer surface. The process flow is as follows: grow a thin silicon dioxide pad oxide (5 nm to 20 nm), deposit 100 nm to 300 nm of CVD silicon nitride, form the isolation pattern in a photoresist layer on top of the silicon nitride using photolithography, etch the silicon nitride and pad oxide layers, etch into the silicon substrate for a depth of 300 nm to 500 nm using an anisotropic etch, grow a thin silicon dioxide layer to coat the trench side walls (5 to 40 nm), deposit a conformal **Figure 7.** Recessed LOCOS showing an improvement in isolation CVD silicon dioxide layer that fills the trench and covers the field oxide. ide layer back down to the silicon nitride surface using chemical-mechanical polishing (CMP). Silicon nitride typically polishes much more slowly than silicon dioxide in the CMP step exposes more of the  $p+$  doped region along field edges which and thus acts as polish stop. The shallow trench isolation may be too heavily doped to form active devices.<br>  $\frac{1}{2}$  structure at this point in the process flow is illustrated in Fig.<br>  $\frac{8}{2}$ . The silicon nitride layer and pad oxide layer are removed

a means to improve circuit performance and reduce power to become mainstream in the industry in the 1980s. Isolation



LOCOS on advanced integrated circuit technologies as the de- no bird's beak. Trenches are filled with a CVD silicon dioxide layer



**Figure 9.** A twin well CMOS technology using shallow trench isolation between devices. Separate  $n+$  and  $p+$  taps are used to connect  $V_{\text{cc}}$  and  $V_{\text{ss}}$  to *n*-wells and *p*-wells, respectively.<br>**BIPOLAR JUNCTION TRANSISTOR ISOLATION** 

MOSFETs in the same process flow. Silicon substrates were CMOS devices in technologies referred to as BiCMOS. The still *p*-type for most applications and additional *n*-well regions *n*-type collector regions have dopant concentrations around had to be formed in which to make the PMOS devices. The  $10^{16}$  cm<sup>-3</sup> and are formed by relatively deep diffusions in the boron field implant used to improve isolation characteristics substrate (1 to 2  $\mu$ m). The *p*-t for NMOS technologies could now be done only in NMOS regions, otherwise PMOS isolation would be degraded by the boron implant. This could be accomplished by patterning and regions have dopant concentrations  $>10^{20}$  cm<sup>-3</sup> and are etching the LOCOS CVD silicon nitride layer in two separate formed by shallow arsenic or phosphorous outdiffusion from a masking steps: once to open isolation areas and implant boron separate polysilicon layer. Figure 10 illustrates a typical *npn* in NMOS regions, and a second time to open isolation areas BJT structure in a BiCMOS technology. in PMOS regions. An additional *n*-type field implant is typi- BJT collector regions differ from MOSFET well regions in cally not needed in PMOS areas because the phosphorous im- that collectors are typically operated in circuits with varying purity used to form *n*-wells piles up in the silicon under the signal voltages, while wells are usually operated under dc field oxide during its growth and provides good PMOS isola- bias. Collector resistance and collector capacitance both need tion, whereas NMOS regions need the additional field implant to be low to achieve good BJT performance. Collector to base due to the tendency of boron to segregate into the oxide dur- isolation is provided by keeping the collector dopant concen-

oxides and require higher substrate or well dopings to achieve added at the bottom of collectors to reduce lateral collector the desired transistor threshold voltages. To achieve the right resistance while maintaining high collector–base BVJ. Buried doping levels, modern CMOS technologies use both *p*-wells layers are made with a high dose implant into the substrate and *n*-wells, or twin wells, in which to form NMOS and PMOS followed by a lightly doped silicon epitaxial deposition done devices as shown in Fig. 9. Substrate dopant concentrations before the standard well and collector regions are formed. A are in the range of  $10^{15}$  cm<sup>-3</sup> and well dopant concentrations deep  $n+$  diffusion, or collector are in the range of  $10^{17}$  cm<sup>-3</sup>. The boron field implant used on collector resistance. older NMOS technologies can be eliminated on twin well tech- BJT collectors need to be isolated from each other in close nologies if the *p*-well is formed after field oxidation or after proximity and with low parasitic collector capacitance. One of shallow trench formation using high energy implantation be- the most effective ways of doing this is to insert a deep trench cause the *p*-well dopant concentration is usually high enough isolation between wells and collectors as illustrated in Fig. to achieve good NMOS isolation. 10. The process flow for forming deep trench isolations is as

need to isolate NMOS and PMOS devices from each other (1 to 3  $\mu$ m deep), grow a thin thermal oxide layer on trench

when in close proximity. Figure 8 shows the cross section of a twin well CMOS technology; this example uses shallow trench isolation. NMOS and PMOS devices need to be placed as close together as possible to improve overall circuit density. The isolation between  $n +$  diffusions and adjacent *n*-wells, and between  $p$ <sup>+</sup> diffusions and adjacent  $p$ -wells is what generally limits the spacing between NMOS and PMOS devices. Higher well concentrations or deeper trenches are two ways to reduce this spacing, but this interwell isolation spacing tends to be larger than the minimum intrawell isolation spacings.

twin well CMOS.

Modern BJT technologies focus primarily on forming high technology became much more challenging with two types of performance NPN transistors, sometimes in combination with substrate (1 to 2  $\mu$ m). The *p*-type base regions have dopant concentrations  $\sim 10^{18}$  cm<sup>-3</sup> and are formed with relatively shallow implants or diffusions ( $< 0.2 \mu$ m). The *n*-type emitter

ing field oxidation.<br>Newer generations of CMOS technology use thinner gate ied layers with dopant concentrations  $>10^{19}$  cm<sup>-3</sup> are often ied layers with dopant concentrations  $>10^{19}$  cm<sup>-3</sup> are often deep  $n+$  diffusion, or collector tap, is added to reduce vertical

A new isolation requirement exists in CMOS, namely the follows: pattern and etch trenches into the silicon substrate

**Figure 10.** A BiCMOS technology incorporating twin well CMOS and *npn* bipolar transistors. Shallow trench isolation is used between CMOS devices. Deep trench isolation is used to isolate bipolar devices. Added  $n+$  and  $p+$  buried layers are used to reduce well resistance to improve bipolar performance and to reduce the risk of latchup.





**Figure 11.** Diffusion isolation between two adjacent *npn* bipolar devices. Relatively wide isolation area and high  $p+$  to collector capaci- **Figure 12.** Silicon-on-insulator CMOS devices using a buried oxide tance are drawbacks compared to modern dielectric isolation layer and MESA isolation for complete isolation. schemes.

layer, and etch the polysilicon layer off the substrate surface source and drain diffusions on SOI extend all the way to the leaving polysilicon in the trenches (6, 9). The alternative to buried oxide and are completely isolated from the substrate deep trench isolation between wells and collectors is the use and adjacent devices. Key issues to contend with with MESA of junction isolation (see Fig. 11), which is typically not as isolation are source to drain side wall leakage, poor oxide dense and can have higher collector side wall capacitance and quality and short carrier lifetime. restrict collector operating voltage due to junction breakdown limitations.

The emitter-base BVJ is relatively low due to the high dop-<br>ant concentrations of emitter and base regions. This low BVJ **LATCHUP** 

hanced device performance by reducing source and drain ca-<br>pacitance. SOI is used in high voltage circuits, very low power circuits, in applications requiring radiation immunity and lately in smart power technology requiring full dielectric isolation (10). Several techniques are used to form SOI structures including: Separation by IMplanted OXygen (SIMOX), wafer bonding, and epitaxial lateral overgrowth (6). In all cases the goal is to form a 200 nm to 1  $\mu$ m silicon dioxide layer under a 100 nm to 1  $\mu$ m crystalline silicon layer. Devices formed in the crystalline silicon layer are isolated from the substrate by the buried oxide layer as shown in Fig. 12.

In principle, a simpler process can be employed to realize CMOS devices once the SOI structure is built. Depending upon the silicon film thickness  $(t_{\rm Si})$  and doping level, a SOI MOSFET may be either partially depleted or fully depleted during operation. SOI MOSFETs targeted for fully depleted operation have  $t_{\rm Si}$  around 100 nm, while partially depleted devices have  $t_{\rm Si}$  of 200 nm or thicker. A typical process flow closely mimics that of the bulk silicon technology where the lateral isolation is formed using LOCOS, STI or a MESA process. Figure 12 illustrates SOI MOSFETs using simple MESA isolation, which gets its name from the mesa-like **Figure 13.** Circuit schematic for parasitic *npn* and *pnp* transistors shape of the silicon active regions. Such a structure requires leading to latchup in CMOS tech fewer process steps to make than standard twin well bulk *p*-well resistances, respectively.



side walls, fill trenches with a conformal CVD polysilicon CMOS (11). The key difference with a bulk process is that the

value is generally tolerable in BJT circuit operation. The pol-<br>ysilicon emitter layer overlaps the base region beyond the re-<br>gion of contact to the silicon substrate to account for align-<br>ment variation between the poly eral *npn* bipolar device is formed with the  $n +$  diffusion as the **SILICON-ON-INSULATOR ISOLATION** emitter, *p*-well as the base, and *n*-well as the collector. The parasitic *pnp* bipolar device is formed with the  $p$  + diffusion The use of Silicon-On-Insulator (SOI) substrates serve to iso-<br>late mitter, *n*-well as the base, and adjacent *p*-well or *p*-<br>late MOSFETs from the silicon substrate and can provide en-<br>hanced device performance by redu



leading to latchup in CMOS technologies.  $R_{\text{NW}}$  and  $R_{\text{PW}}$  are *n*-well and

## **750 ISOLATION TECHNOLOGY**

the circuit.  $G > 1$ .

trated in Fig. 14 for the circuit shown in Fig. 13. For voltages modified to reduce or eliminate susceptibility to latchup. The up to the latchup trigger voltage ( $V_{TRIG}$ ) or injected current up primary means to improve margin against latchup are to reto the trigger current ( $I_{TRIG}$ ), the *pnp* and *npn* emitters are duce  $\beta$  of the parasitic BJTs and to reduce lateral well resisweakly forward biased with most of the applied voltage ap- tances.  $\beta$  can be reduced by increasing well concentrations and plied across the reverse biased *n*-well/*p*-well junction. Further by increasing spacings between emitter and collector regions. increase in voltage or increase in injected current cause the Increased well dopings or the use of heavily doped buried layparasitic BJTs to turn on and *I*<sub>CC</sub> to rise sharply in a latchup ers will reduce well resistances. Higher substrate doping has mode. The circuit will not get out of latchup until  $V_{\text{CC}}$  is re- a benefit similar to reducing *p*-well resistance in the case of duced below the holding voltage ( $V_{HOLD}$ ) or  $I_{CC}$  is reduced below the parasitic *pnp* device. Using wafers with a lightly doped the holding current  $(I_{HOLD})$ . There can be many sources of trig-<br>silicon epitaxy layer formed on a heavily doped  $p+$  substrate ger current that can initiate latchup. As an example consider  $(10^{19} \text{ cm}^{-3})$  is one effective means of reducing the *pnp* collector a noise that pulls the *n*-well tap below  $V_{\text{CC}}$ , injects current resistance and improving margin against latchup (14). Freinto the *n*-well resistor and forward biases the *pnp* emitter quent tapping of wells with low resistance diffusions or surcausing current to appear in the *p*-well collector. As this cur- rounding wells with low resistance diffused guard rings are rent flows out across the *p*-well resistor, the *npn* emitter can other effective techniques for improving margin against itself be forward biased providing a positive feedback which latchup, but come at the cost of additional layout area (15). under appropriate conditions can continue to draw current The use of deep trench isolation at the boundaries between from the  $pnp$ , resulting in a low resistance latched path from wells is an especially effective means of reducing parasitic  $\beta$ .  $V_{\text{CC}}$  to  $V_{\text{SS}}$ . There can be many sources that initiate latchup, Lastly, the use of SOI wafers eliminates the parasitic bipolar some of which are: I/O voltage overshoot or undershoot, ava- devices altogether and eliminates latchup. lanche of the well/substrate junction caused by overvoltage at some node, photo-generation, capacitively coupled transient **BIBLIOGRAPHY** current injection, impact ionization induced substrate current, and loss of isolation across the well. The objective in any  $\mu$ . E. Kooi, J. G. van Lierop, and J. A. Appels, Formation of silicon technology is to maximize  $V_{TRIG}$  and  $V_{HOLD}$ . Circuits are de-<br>nitride at Si–SiO<sub>2</sub> scribed as being latchup free if they never latch or latchup during heat-treatment of oxidized silicon in NH<sub>3</sub> gas. *J. Electro*immune if  $V_{\text{HOLD}} > V_{\text{CC}}$ . Typically, a circuit is considered to be *chem. Soc.*, **123** (7): 1117–1120, 1976. latchup immune if it can withstand more than 500 mA at the 2. P. Deroux-Dauphin and J. P. Gonchond, Physical and electrical

$$
G = \beta_{\rm NPN} \frac{R_{\rm NW}}{r_{\rm PNP} + R_{\rm NW}} \beta_{\rm PNP} \frac{R_{\rm PW}}{r_{\rm NPN} + R_{\rm PW}} \tag{4}
$$

where  $r_{NPN}$  and  $r_{PNP}$  are the small signal input resistances of 4. T. Nishihara, K. Tokunaga, and K. Kobayashi, 0.5  $\mu$ m isolation the parasitic BJTs, and  $\beta_{\text{NPN}}$  and  $\beta_{\text{PNP}}$  are the bipolar gains of technology using advanced polysilicon pad LOCOS (APPL), *Tech.* 



showing trigger (*VTRIG*,  $I_{TRIG}$ ) and hold ( $V_{HOLD}$ ,  $I_{HOLD}$ ) points for latchup. Technologies should design trigger and hold points as high 13. D. B. Estreich and R. R. Troutman, *Latchup in CMOS Technology,* as possible to avoid susceptibility to latchup. New York: Kluwer Academic Publishers, 1986.

eral *n*-well and *p*-well resistances ( $R_{NW}$  and  $R_{PW}$ ) complete the parasitic BJTs. A latched condition is maintained when

A typical supply trace of the current  $I_{\text{CC}}$  versus  $V_{\text{CC}}$  is illus- There are several ways that a CMOS technology can be

- 
- I/O pins. The loop gain of the circuit in Fig. 13 is given by characterization of a SILO isolation structure, *IEEE Trans. Electron Devices,* **ED-32**: 2392–2398, 1985.
	- 3. Y. Han and B. Ma, Isolation process using polysilicon buffer layer for scaled MOS/VLSI, *Electrochem. Soc. Extended Abstracts,* **84- 1**: 98, 1984.
	- *Dig. IEDM,* 100–103, 1988.
	- 5. K. Y. Chiu, R. Fang, J. Lin, J. L. Moll, C. Lage, S. Angelos, and R. Tillman, SWAMI—A defect-free and near-zero bird's beak local oxidation process and its application in VLSI technology, *Tech. Dig. IEDM,* 224–227, 1982.
	- 6. S. Wolf, *Silicon Processing for the VLSI Era, Volume 2—Process Integration,* Sunset Beach, CA: Lattice Press, 1990.
	- 7. A. Perera, J. Lin, Y. Ku, M. Azrak, B. Taylor, J. Hayden, M. Thompson, and M. Blackwell, Trench isolation for 0.45  $\mu$ m active pitch and below, *Tech. Dig. IEDM,* 679–682, 1995.
	- 8. A. Chatterjee, D. Rogers, J. McKee, I. Ali, S. Nag, and I. C. Chen, A shallow trench isolation using LOCOS edge for preventing corner effects for  $0.25/0.18$   $\mu$ m CMOS technologies and beyond, *Tech. Dig. IEDM,* 829–832, 1996.
	- 9. S. M. Sze (ed.), *VLSI Technology,* 2nd ed., New York: McGraw-Hill, 1988.
	- 10. J.-P. Collinge, *Silicon-On-Insulator Technology: Materials to VLSI.* Norwell, MA: Kluwer Academic Publishers, 1991.
	- 11. S. L. Partridge, The current status of silicon-on-insulator technologies—A comparison, *Tech. Dig. IEDM*, 428–430, 1986.<br>*V*CC
- 12. D. B. Estreich and R. W. Dutton, Modeling latchup in CMOS in-**Figure 14.** Current-voltage characteristics of a CMOS technology tegrated circuits. *IEEE Trans. Comput.-Aided Des. Integr. Circuits* showing trigger (VTRIG, I<sub>EEC</sub>) and hold (V<sub>END</sub>, I<sub>EEC</sub>) points for Syst., **CAD-1**: 15
	-
- 14. R. A. Martin, A. G. Lewis, T. Hung, and J. Chen, A new process for 1 m and finer CMOS, *Tech. Dig. IEDM,* 403–406, 1985.
- 15. R. Menozzi, L. Selmi, E. Sangiori, G. Crisenza, T. Cavioni, and B. Ricco, Layout dependence of CMOS latchup, *IEEE Trans. Electron Devices,* **35**: 1892–1901, 1988.

MARK T. BOHR SHAHRIAR S. AHMED Intel Corporation

**ISOLATION TECHNOLOGY.** See PASSIVATION. **ISOLATORS, MICROWAVE.** See MICROWAVE ISO-

LATORS.