# **GATE AND TUNNEL DIELECTRICS, MANUFACTURING ASPECTS**

The scaling of the gate oxide thickness of high-performance complementary metal-oxide semiconductor (CMOS) devices is nearly linear with the channel length. The limitation on how thin the gate oxide can be is determined by many factors. Whether these factors are based on device optimization for high performance, low power or reliability, it is obvious that the state-of-art devices will be using oxides with thicknesses below 100 Å. Thicknesses below 40 Å or less for future CMOS devices have been projected, with corresponding reductions in supply voltage and power.

The thin oxide layers play a critical role in the memory cell of nonvolatile memories. These oxides, called *tunnel oxides,* pose especially difficult problems because of their double role:

- The oxide needs to be an insulator with low leakage current during reading and data storage.
- The oxide needs to be a conductive medium with very high breakdown voltage during the programming and erasing mode.

The minimal thickness of tunnel oxide, unlike gate oxide, is limited to approximately 60  $\AA$  to 70  $\AA$  due to direct tunneling through the thinner oxide. Direct tunneling may increase the leakage current to a level that is incompatible with the data-retention characteristics of the memory cell. Because of the demand for  $10^5$  to  $10^6$  programming/erasing cycles, the tunnel oxide is exposed to bipolar stress with the electric field very near the intrinsic oxide breakdown limit. The requirements on the oxide quality are extreme.

For MOS devices the scaling has led to high electric fields, giving rise to hot-carrier injection close to the drain region. Hot carriers injected into the oxide gradually degrade the device performance. For nonvolatile devices, the oxide is stressed by tunneling. In addition, the high concentration of the drain region may induce band-to-band tunneling. Tunneling and hot-carrier injection have a different oxide degradation mechanism.

Scaling and integration require not only thinner oxides but also relatively low-temperature processing in order to minimize the thermal budget. The oxide manufacturing process needs to be carefully optimized to satisfy various conflicting requirements. To cope with these challenges, the control of complex process parameters is mandatory. Recently, the capabilities of manufacturing equipment to control the process have improved significantly. However, the control of oxide properties such as thickness, growth rate, charge, and density of interface traps, which are of technological importance, still remains largely empirical.

A word needs to be said about the published data. Most of the results of oxide investigation are reported only in terms of the breakdown voltage or the charge or time to breakdown. The conventional breakdown voltage test, time to zero breakdown (TZDB), when performing voltage ramps, is not a reliable parameter if the measured oxides exhibit trapping behavior dependent on the stressing voltage, as it is in the case of tunnel oxides. The time-dependent dielectric breakdown (TDDB) test is a more sensitive breakdown characterization technique. However, it cannot detect the phenomena related to the low electrical field, such as stress-induced oxide leakage, because the measurement and breakdown voltage concentrate on the high-current and high-electrical-field region.

It is also well documented that the electrical parameters of oxide depend strongly on the properties of the silicon substrate itself, the preoxidation clean, the delay between the preclean and oxidation, and the loading and ramp-up cycle before oxidation (Fig. 1). These dependencies are different for thick and thin  $\left($  < 100 Å) oxides. As a consequence, if the oxide history is not known, it is almost impossible to compare experimental data done under different conditions and the benefit of such published data is debatable. The reason for the apparently conflicting results obtained by different workers is primarily due to the difficulties of characterization of thin oxides, and secondarily due to the fact that the final property of oxide depends on the complete sequence: preclean–loading– oxidation–unloading. As already mentioned, such data are very seldom described completely.

For thick oxides (thicker than 200  $\AA$ ) a wealth of knowledge of the phenomenological behavior of these oxides has been accumulated. A good summary of the topics can be found in the classical works (1,2). Certain caution needs to be exercised in the interpretation of the conclusions formulated in the early works because the state-of-the-art silicon substrates have very different properties from those used two decades ago.

The properties of thin oxides are different from those for thick oxides. The tacit assumption underlying the scaling of oxide thickness is the invariance of the oxide charge and the interface traps density on the oxide thickness. However, when the oxide thickness is reduced to a thickness less than 100  $\AA$ , the assumption of the invariance of oxide charge, interface<br>trap density on the oxide thickness, and the dependence on **Figure 1.** Processing conditions defining the oxide quality.



### **272 GATE AND TUNNEL DIELECTRICS, MANUFACTURING ASPECTS**

valid. Results of Hung and Cheng  $(3)$  show that postoxidation ported that the local stress at the Si/SiO<sub>2</sub> interface controls anneal of thin oxides, even with optimal conditions, cannot the ''smoothing'' of interface roughness. Hasegawa (15) reduce the fixed oxide charge to a value comparable to that of showed that a decrease in the thickness of the structural thick oxides. Additionally, very interesting properties unique transition region at the Si/SiO<sub>2</sub> interface results in a better to the thin oxides have been reported. These include the oxide performance. Based on these results it is clear that from higher dielectric breakdown field, an increased polarity de- the device point of view, minimization of the thickness of the pendence of dielectric breakdown in thin oxides (4) with de- $\frac{1}{2}$  transition region and the Si/SiO<sub>2</sub> interface is preferable. graded  $Q_{BD}$  behavior under negative bias (5,6), a sharp in-<br>crease in the interface state density  $D_{\text{it}}(7)$ , and fixed oxide<br>takes place with displacement of not more than two silicon crease in the interface state density  $D_{it}$  (7), and fixed oxide takes place with displacement of not more than two silicon charge density (8) with decreasing oxide thickness.

The reason thin oxides behave differently may be ex- of several sub-regions as illustrated in Fig. 2: plained by the thickness dependence on the stress at the  $Si/SiO<sub>2</sub>$  interface. As the wafer is cooled from the oxidation<br>temperature, the difference in the thermal expansion coeffi-<br>cient of Si and SiO<sub>2</sub> causes the oxide to be under compression<br>ture of Si suboxides denoted temperature, the difference in the thermal expansion coeffi-<br>cient of Si and SiO<sub>2</sub> causes the oxide to be under compression<br>stress. Stress in the oxide is approximately uniform through<br>its thickness. This will result in with increasing thickness of oxide. The thickness dependence • In the bulk oxide, the network consists of silicon mostly would appear to imply some process involving the bulk of the oxide. However, no conclusive data are available, and the origin of the thickness dependence remains a mystery.

The different aspects related to the manufacturing of thin angles. oxides are reviewed here. The first section focuses on the • To accommodate the structural deviation between the properties of the transition structural region at the interface

that before destructive breakdown of the oxide layer occurs, decrease with increasing distance from the  $Si/SiO<sub>2</sub>$  interface. several degradation phenomena such as trap creation, charge Some authors observe that the interface roughness of wet some types of defects in oxide cannot be created during oxide<br>stressing. The defects or traps must be present in the oxide<br>as precursors as a result of the oxide-processing step.<br>For the consideration the diffusivity and s

For a thin  $\text{Si/SiO}_2$  film, a large number of properties will be<br>affected, or even controlled, by the microscopic structure of<br>the Si/SiO<sub>2</sub> interface. A distinction needs to be made between<br>two factors:<br>two factors:

- 1. The roughness of the silicon surface and its evaluation during oxidation
- 2. The structural transition region between the crystalline silicon and amorphous  $SiO<sub>2</sub>$

The surface roughness is determined by the processing before oxidation. The structural transition region is due to the mismatch in the atomic structure of the  $Si/SiO<sub>2</sub>$  interface. This mismatch results in the presence of strained layers on both sides of the interface relaxing the stress produced by ox-<br>ide formation (13).<br>**Figure 2.** Schematic illustration of thin thermal or<br> $\blacksquare$ ide formation (13). **Figure 2.** Schematic illustration of thin thermal oxide structure.

the processing as described for the thick oxide are no longer Both factors are strongly correlated. Koga et al. (14) re-

layers, while the structural transition region in oxide consists

- 
- in six-tetrahedra rings with the  $144^{\circ}$  silicon–oxygen– silicon bond angle. There may be also some numbers of  $^{\circ}$  and  $180^{\circ}$  bond
- properties of the transition structural region at the interface<br>between Si and SiO<sub>2</sub>. The second section discusses the impact<br>of the imperfection of the manufacturing equipment on thin<br>oxides. Finally, the last section s

**THIN OXIDE STRUCTURE** THIS 2008 2012 THIN OXIDE STRUCTURE measurement of the peak wave number of the oxide absorp-The electrical behavior of oxides is strongly dependent on the tion band, the amount of strain caused by stress as a result conditions of the oxide growth process. It is well established of lattice mismatch between the silicon and oxide gradually

accumulation, interface state generation, and leakage current oxides is different from dry oxides and they suggest that the enhancement have been observed. Ning et al. (10), Naboru type of the oxidizing ambient is critical. Satake et al. (17) re- (11) and others demonstrated that oxide charge in an as-<br>grown oxide is correlated with the rate of generation of traps  $Si/SiO<sub>s</sub>$  interface is lower for wet oxides. Fanget al. (18) congrown oxide is correlated with the rate of generation of traps  $Si/SiO_2$  interface is lower for wet oxides. Fang et al. (18) concreated during oxide stressing. Devine (12) reported that cluded that the amount of stress at created during oxide stressing. Devine (12) reported that cluded that the amount of stress at the  $Si/SiO<sub>2</sub>$  interface is<br>some types of defects in oxide cannot be created during oxide<br>associated with the reaction betwe

precursors as a result of the oxide-processing step.<br>For a thin SiO<sub>2</sub> film, a large number of properties will be in SiO as multipled in Pef 10, we can easily coloulate the





peratures in wet ambient if the initial oxide is thicker than<br>approximately 8 Å to 10 Å. For oxides thinner than 100 Å, high temperature, but also during the complete processing se-<br>the dry oxide will be grown only by the mechanism. The diffusivity of  $H_2O$  in  $SiO_2$  is lower than the diffusivity of O<sub>2</sub>. Therefore it is plausible to expect that the **THIN OXIDE MANUFACTURING EQUIPMENT** diffusion-controlled mechanism will occur during the later

tional wet cleaning, the interface initially tends to become vantage of vertical furnaces in comparison with conventional rough and gradually smoothes as the oxide thickness grown horizontal furnaces is superior control of rough and gradually smoothes as the oxide thickness grown horizontal furnaces is superior control of the processing ambi-<br>in the dry oxidizing ambient increases. This is demonstrated ent. Most modern vertical furnaces are in the dry oxidizing ambient increases. This is demonstrated ent. Most modern vertical furnaces are equipped with load in Fig. 4, where the evaluation of the surface roughness as lock and nitrogen purge of the loading and in Fig. 4, where the evaluation of the surface roughness as lock and nitrogen purge of the loading and unloading area.<br>In Fig. 4, where the evaluation of the surface roughness as lock and nitrogen purge of the loading and measured by atomic force microscopy (AFM) is shown. The Recently, single-wafer thermal processing (RTP) has virgin n-type (100) substrates were conventionally cleaned in emerged as a viable technology for thermal processin SC-1 and immediately loaded into the oxidation furnace. The semiconductors with excellent capabilities of controlling the oxidation was performed in dry oxidizing ambient at 900°C temperature and processing ambient. Unfort



A similar experiment was performed at the same oxidation temperature by diluted wet oxidation with a  $H<sub>2</sub>/O<sub>2</sub>$  flow ratio of 0.5. Due to the fast wet oxide growth rate, only one oxide thickness was verified. No difference in the surface roughness of silicon substrate after wet oxidation was found for the oxide thickness of approximately 100 Å.

Data in Fig. 4 are consistent with previous observations (18). The variation of interface roughness among samples grown in different oxidizing ambient and different temperatures seems to be very small as long as the thickness of oxide is the same. This implies that the dominating factor determining the  $Si/SiO<sub>2</sub>$  roughness is the oxide thickness.

From the preceding discussion we can draw an important conclusion. The properties of the thin oxides are significantly affected by the structure of the transition region.

If manufacturing equipment is not well characterized and Figure 3. Calculated thickness of the oxide needed for reaction-con-<br>trolled oxide growth. (The calculation is based on the Grove-Deal oxi-<br>dation model.) dation model.) perature ramp-up phase due to the residual oxygen in the processing chamber. This may result in significant variation Results of such calculations are plotted in Fig. 3. Reaction- and uncertainty of the oxide performance with uncontrollable controlled oxidation will be dominated for all oxidation tem-<br>negroducibility of processing. Therefore, the processing ambi-<br>negrotures in wet ambient if the initial oxide is thicker than<br>ent needs to be under control not

phase of wet oxidation. Under the diffusion-controlled oxida- Currently, most high-temperature oxidation processes are tion mechanism, the oxidant diffuses more "uniformly" to- conducted in either horizontal or vertical batch furnaces. Up wards the Si/SiO<sub>2</sub> interface. Niwa et al. (20) suggest that un-<br>to the mid-1980s, horizontal furnaces were used almost exclu-<br>der such conditions the Si/SiO<sub>2</sub> interface will form smooth sively for all processes requirin der such conditions the Si/SiO<sub>2</sub> interface will form smooth sively for all processes requiring thermal treatment. As the  $m$  morphology so that large undulations localized at the inter-egeometric features of the scaling morphology so that large undulations localized at the inter-<br>face release the stress introduced during oxide growth for size was increased, the industry shifted to vertical furface release the stress introduced during oxide growth. For size was increased, the industry shifted to vertical fur-<br>When the surface is cleaned before oxidation by conven-<br>naces. In addition to better temperature control When the surface is cleaned before oxidation by conven-<br>nal wet cleaning, the interface initially tends to become vantage of vertical furnaces in comparison with conventional

virgin *p*-type  $\langle 100 \rangle$  substrates were conventionally cleaned in - emerged as a viable technology for thermal processing of oxidation was performed in dry oxidizing ambient at  $900^{\circ}$ C. temperature and processing ambient. Unfortunately, the time required to transport wafers to the load lock, process chamber, and cooling station has seriously limited the throughput of the single-wafer processing systems. Hence economical rules dictate the use of the batch system, where the processing of 100 to 200 wafers is common.

> It is obvious that due to the increasing thermal mass of silicon substrates and due to increasing process complexity, it is increasingly difficult to maintain semiconductor thermal processing in large batch systems. There is an urgent need to reduce the cost of manufacturing by developing new approaches such as single-wafer processing, tool clustering, and in situ process control.

## **MANUFACTURING ISSUES RELATED TO THIN OXIDE PROCESSES**

**Figure 4.** Silicon surface roughness evaluation as measured in In the oxide thickness range below 100  $\AA$ , the Si/SiO<sub>2</sub> inter-1 mm2 area for dry and wet oxidation. face becomes a substantial fraction of the oxide thickness, and

### **274 GATE AND TUNNEL DIELECTRICS, MANUFACTURING ASPECTS**

manufacturing process. In addition, unwanted oxide growth periphery causes an enhancement of the charge trapping (22). during the loading and unloading phase and during the purge Robust manufacturing must result in excellent thin oxide and temperature ramp-up need to be well controlled. Even a thickness reproducibility, thickness uniformity, and high dismall change in the thickness of the oxide or a variation of its electric breakdown field. In order to achieve these goals, ul-<br>uniformity may be significant if the thickness of the oxide tra-thin gate and tunnel oxides ar uniformity may be significant if the thickness of the oxide tra-thin gate and tunnel needs to be controlled within the range of a few angestroms. Of the following methods: needs to be controlled within the range of a few angstroms.

Here we are not considering oxide variations due to the<br>poorly profiled furnace. A properly profiled temperature is the<br>fundamental assumption for thin oxide processes. There is al-<br>ways some temperature offset between spi If the temperature profiling is completed under different pro-<br>
Numerous experimental observations indicate that the di-<br>
cessing conditions, significant differences in the temperature<br>
electric properties and manufacturin

- 
- 
- dation during loading, unloading, and purging due to mined by the following equipment parameters:<br>the residual oxygen in the processing tube.

The impact of the interface on the performance of the de-<br>vice depends on two factors. First, as reported by Ohmi et al.<br>(21), the dielectric breakdown of thin oxides degrade rapidly<br>with increasing interface roughness. Se with increasing interface roughness. Second, to suppress the short channel effects, the channel concentration needs to be<br>increased. This will result in a high electrical field along the<br>channel length with minority-carrier mobility dominated by<br>channel length with minority-carrier surface roughness scattering. A decrease in the mobility will **RESIDUAL OXIDE GROWN DUE** degrade the drain saturation current (driving current), which **TO THE AIR BACK-DIFFUSION** has the strongest impact on the circuit speed.

of metallic contamination, metal-related as-grown traps can the processing tube.<br>he neglected. The most important of these are traps generated Figure 5 shows the typical oxygen concentration at the be neglected. The most important of these are traps generated during oxidation or postoxidation annealing. center of the quartz tube in the conventional horizontal fur-

Traditionally gate tunnel oxides have been prepared by the dry oxidation method at relatively high temperatures. Conventional high-temperature  $(\sim 1000^{\circ}C)$  dry oxidation inevitably generates weak and/or dangling bonds. In addition, the high oxide growth rate is inapplicable to thin oxides from the manufacturing standpoint because the oxidation time is shorter than the processing time, which can be reproducibly controlled in batch systems. The pyrogenic oxidation was in the past unsuitable for the gate oxide application. It is common knowledge that hydrogen atoms form centers that act as traps. For this reason thicker wet oxides  $(>200 \text{ Å})$  exhibit enhanced charge trapping. Since charge trapping decreases with the oxide thickness reduction, this issue is less important for thin oxides, even with the use of wet oxidation.

Equivalent performance results have been reported for thin dry and wet oxides. From the reliability point of view thin wet oxides are marginally better, while dry oxides pre- **Figure 5.** Residual oxygen concentration as a function of the nitrosent a lower charge to breakdown, especially for structures gen purge flow for a 150 mm atmospheric horizontal furnace.

good control of the interface becomes mandatory during the involving the field oxide periphery. Presence of the field oxide

- 
- 
- 

electric properties and manufacturing stability of the oxides distribution may occur.  $\qquad \qquad \text{are often degraded under these oxidation conditions. One of}$ From the manufacturing point of view, the main concerns the most significant factors causing this degradation is the are as follows:<br>residual oxygen and moisture included in the processing amresidual oxygen and moisture included in the processing ambient during the wafer loading and unloading. On the other 1.  $Si/SiO<sub>2</sub>$  interface control and minimization of the sur-<br>face results is well understood that if the silicon surface with native oxide is exposed at high temperature in ambient defi-<br>face reurboass. face roughness<br>2. Control and minimization of the as-grown trap sites<br>3. Control and minimization of the as-grown trap sites<br>5i/SiO<sub>2</sub> interface and increase the surface roughness.<br>3. Minimization of unwanted (and not wel

cessing gases on the dielectric properties of oxides is deter-

- Processing tube door closure and seal
- 
- 
- 
- 

As-grown oxide traps are related to metal contamination There is significant difference in the control of the air backon the Si surface, contamination during processing, or due to diffusion between horizontal and vertical furnaces. Vertical the residual moisture in the processing atmosphere. If the ox- furnaces, unlike horizontal furnaces, use the load lock or niide preclean processes and equipment itself are not the source trogen purge of the loading space to prevent air diffusion into





the oxygen concentration has been measured by a zirconia cell marginally lower at the center of the wafer. This could be gas analyzer as a function of the different gas-flow rate. In explained by the fact that in the atmospheric horizontal fur-<br>this experiment a full load of wafers was inserted into the nace used in this experiment, the prof this experiment a full load of wafers was inserted into the nace used in this experiment, the profile and spike thermo-<br>couples were placed on the bottom of the tube. The heaters

- 1. Load at an idle temperature of  $900^{\circ}$ C.
- to 900°C.

- 
- 

Oxygen concentration was measured at the center of the tube immediately after wafer load insertion was completed and 60 min after the door was closed. No major difference was found in the oxygen concentration for loading to 700° or 900°C. The decrease in oxygen concentration for high-purity gases was also insignificant. Clearly the equipment itself, the conventional horizontal furnace, was responsible for this result. The gas flow has the biggest impact on oxygen concentration, and therefore the flow rate during loading and purging needs to be very high. A twofold increase in the flow rate reduces the oxygen concentration by a factor of 100.

The decrease of the oxygen concentration during the purge (after the tube door closed) is shown in Fig. 6. The dramatic decrease of the oxygen was observed during the first 5 min of purging. However, even after 60 min of purging the oxygen concentration did not fall to a point where it could be ignored.

Surprisingly, no significant difference in residual oxygen concentration was found for high-purity gases if used in an atmospheric horizontal furnace.

A similar experiment was executed for the 200 mm vertical **Figure 7.** Oxide thickness grown due the residual oxygen concentrafurnace with load lock. The oxygen concentration in the cen- tion in a 150 mm atmospheric horizontal furnace.

ter of the tube after a 10 min purge was lower than 1.8 ppm for both processing temperatures.

Initial oxide growth cannot be disregarded for reasons described previously. In order to verify the impact of the residual oxidizing ambient on the oxide thickness the full load of wafers, shielded on both ends by 10 dummy wafers, was inserted into the conventional horizontal furnace. The loading temperature was maintained at 700°C. Loading was followed by purge and temperature ramp-up to 1000°C. During the processing, nitrogen was the only gas present in the processing tube. After unloading, the oxide thickness was measured on all wafers. Figure 7 shows the results for the two nitrogen flow rates. In this plot, wafer number 1 was the first wafer following the 10 dummy wafers at the source (tube gas inlet) side. The thickness of oxide was measured at the center of the wafer and at the position corresponding to the top posi-Figure 6. Residual oxygen concentration as a function of the nitro-<br>gen purge time for a 150 mm atmospheric horizontal furnace.<br>gen purge time for a 150 mm atmospheric horizontal furnace.<br>periment the wafer flat was orient tom of the processing tube. Results indicated that for low nitrogen flow, the first 30 wafers (40 wafers including dummies) nace. The volume of the tube is approximately 84 liters and exhibit oxide thickness variation. Thickness of the oxide was couples were placed on the bottom of the tube. The heaters symmetrically surround the quartz tube. Due to natural thermal convection, the top of the tube may be hotter.

2. Load at an idle temperature of  $700^{\circ}$ C and then ramp up Although this experiment is somewhat the extreme, it clearly indicates how important the impact of the residual oxygen can be on the oxide nonuniformity. However, the main In both experiments two types of gases were used: problem remains: the "initial oxide growth" during loading and purging begins when the wafers are at a low temperature 1. House-gas-purity nitrogen with less than 500 ppb of  $O_2$ <br>and not in thermal equilibrium. As a consequence, the struc-<br>and less than 450 ppb of H<sub>2</sub>O and house-purity oxygen<br>with less than 3000 ppb of H<sub>2</sub>O<br>2. High-pur

High-purity gases from a liquid source with 100 ppb of The oxide thickness nonuniformity can be reduced by the<br>O<sub>2</sub> and less than 50 ppb of H<sub>2</sub>O and house-purity oxygen higher wafer loading speed Increasing the boat speed  $O_2$  and less than 50 ppb of H<sub>2</sub>O and house-purity oxygen higher wafer loading speed. Increasing the boat speed can de-<br>with less than 500 ppb of H<sub>2</sub>O and house-purity oxygen higher wafer loading speed. Increasing the crease oxide thickness because the actual oxidation time at the phase when the door of the tube is open decreases. The



# **276 GATE DIELECTRICS**

lattice crystalline defects limit the loading speed. The only Each manufacturing facility and each type of manufactur-

thicknesses 80  $\AA$  to 100  $\AA$ , the loading phase dominates. As performed each time if robust processing is expected. the thickness will continue to decrease, it is reasonable to ex- The optimization of the batch type of processing is usually

The physical properties and electrical performance of thin ox-<br>ing requirements.<br>ides are determined by the properties of the interface and by Mainly econom ides are determined by the properties of the interface and by Mainly economical issues are preventing wider application<br>the structural transition region on both sides of Si/SiO<sub>2</sub> inter-<br>of single-wafer thermal processing erties of the bulk oxide; however, for thin oxides the structural transition region is a significant part of the final oxide **BIBLIOGRAPHY** thickness. Therefore, in addition to all processing parameters that are important for thick oxide processes, control of the<br>
Si/SiO<sub>2</sub> interface and the condition of the initial oxide growth 1. B. A. Deal, *J. Electrochem. Soc.*, **121**: 198, 1974.<br>
2. R. R. Razouk and B. E. Deal, *J.* 

5. K. K. Hung and Y. C. Cheng, *J. Appl. Phys.*, 59: 8<br>significant oxide thickness may increase if the equipment 4. L. K. Han et al., *Microelectron. Eng.*, 28: 89, 1995. significant oxide thickness may increase if the equipment 4. L. K. Han et al., *Microelectron. Eng.*, 28: 89, 1995.<br>and/or processing recipe is not well characterized. The flow 5. L. K. Han et al., *IEEE IEDM*, 1994, pp. 6 and/or processing recipe is not well characterized. The flow rate of nitrogen gas has been identified as a critical factor. 6. H. Fukuda, *J. Appl. Phys.,* **72**: 1906, 1992. Even if high-purity gases are used in conventional atmo- 7. E. Hasegawa et al., *Solid State Devices Mater. Conf.,* SSDM 1993, spheric horizontal furnaces, the level of the residual oxygen p. 86. in the processing tube is unacceptably high. 8. M. Inoue et al., *Jpn. J. Appl. Phys.,* **35**: 5921, 1996.

It has been shown that the batch size needs to be reduced 9. K. K. Hung and Y. C. Cheng, *J. Electrochem. Soc.,* **134**: 2814, as long as thin oxide performance is concerned. Although ver- 1987. tical furnaces are capable of controlling the thin oxide growth 10. T. H. Ning et al., *Appl. Phys. Lett.,* **26**: 5373, 1975. by nitrogen purge during loading, load lock, and loading at 11. S. Naboru, *J. Electrochem. Soc.,* **129**: 1760, 1982. low temperatures, thickness of the oxide grown in the "initial 12. R. A. S. Devine, *J. Phys. III*, **6**: 1569, 1996.<br>uncontrollable oxidation regime" is in the range 3 Å to 6 Å. 13. J. Okanoni, *Land Phys. Ch. 3751*, 1997. uncontrollable oxidation regime is in the range  $3$  A to b A. <br>There may be unacceptable variations for oxide thicknesses of 60 Å or less.<br>The rule of thumb for thin oxidation in furnaces could be  $\frac{15}{15}$ . E. Hasegawa

- 
- 
- The temperature of the loading should be as low as the 20. M. Niwa et al., *Jpn. J. Appl. Phys.,* **29**: 2665, 1990. system allows. 21. T. Ohmi et al., *IEEE Trans. Electron Devices,* **ED-39**: 537, 1992.
- The nitrogen flow during loading and purging should be 22. G. Ghidini et al., submitted (1997). as high as the system allows.
- Do not ramp up the temperature during loading. B. LOJEK B. LOJEK Silicon Annealing, Inc.
- Start the temperature ramp up after the purging cycle is completed and the wafer temperature is in equilibrium with the loading idle temperature of the processing tube.
- During the temperature ramp up, scale down the flow of purging gas.
- After oxidation, during ramp down, gradually increase the flow of purging gas.
- Pull out the wafers at high purging gas flow.
- Control the delay between oxidation and polysilicon deposition.

reasonable way to minimize the residual oxygen concentra- ing equipment has its own footprint. Critical processing steps tion is to increase the flow rate during loading and purging. such as the tunnel or gate oxides cannot be ''just transferred.'' The experimental results described here do not allow the Processing recipes performing well in one manufacturing faseparation of the grown oxide thicknesses between the load- cility may fail in another manufacturing environment. The ing and unloading phases. However, for the range of oxide complete characterization and recipe optimization need to be

pect that even the unloading phase will become critical. more expensive and more time-consuming than single-wafer process optimization. Batch thermal processing technology served the industry well for many years. However, with an **CONCLUSION** increasing level of integration and increasing wafer diameter, it is increasingly difficult to optimize the numerous conflict-

the structural transition region on both sides of  $Si/SiO<sub>2</sub>$  inter-<br>face. Thick oxide performance is determined mostly by prop-<br>reason a challenge with considerable potential benefits reason a challenge with considerable potential benefits.

- 
- 2. R. R. Razouk and B. E. Deal, *J. Electrochem. Soc.*, **126**: The loading of wafers into the processing tube and the <sup>1979.</sup><br>need to be processed to be processed to the <sup>1979.</sup><br>news phase are writted to the second compone
	-
	-
	-
	-
	-
	-
	-
	-
	-
	-
	-
	-
	-
- 16. N. Yasuda and A. Toriumi, *Solid State Devices Mater. Conf.*, summarized as follows: SSDM 1994, p. 841.
	- Process batches with the same loading pattern (i.e., the paths) are number of products and dummy wafers in load).<br>
	 Control the delay between preclean and loading.<br>
	 Control the delay between preclean and loading.<br>
	 C
		-
		- 19. B. E. Deal and A. S. Grove, *J. Appl. Phys.*, **36**: 3770, 1965.
		-
		- -