sociated with wire-bonding and metallic board traces in opti- light beams, the winner in this battle is clear. cal transceivers. The term optoelectronic integrated circuit However, in the last few years, the field of optical comput- (OEIC) has been applied to small-scale electronic integration ing has been transformed so that rather than compete with (SSI) with optoelectronics, typically by forming electronics in electronic computing it derives strength from it. In a historilithic integration). Optoelectronics are typically formed in computing power has a limit, the field of *optics in computing* and not in Si which has an indirect band gap. There are nu- well-recognized strength compared to electronics, which is its merous examples of photoreceivers fabricated as OEICs; re- ability to communicate information. This has been made clear cent ones described in Refs. 1 and 2 have photoreceivers that in long distance, and increasingly in short distance, optical niques are usually limited to SSI because the yield of transis- become a reality in the very short distances between electors fabricated in the (typically) heteroepitaxial III–V mate- tronic chips or even on the chips themselves between transismaterials and not suitable for optoelectronics. Si can form de- because the computing power of a chip requires ever-increastectors, and an example of a photoreceiver fabricated in ing communication on and off the chip, which may not be sup-Si–Ge is given in Refs. 4, but was limited to a frequency of ported by electrical wiring alone. 450 MHz. Beyond SSI, optical transceivers may perform a va- This prediction is supported by the plot in Fig. 1. There plexing and demultiplexing of the faster optical stream into in the next decade, is based partly on what the association

multiple lower-speed electrical streams, as well as functions such as data encoding and address look-up. As data rates increase, parasitic reduction may prove to be important. Additionally, if the optoelectronic integration can be performed on a batch of chips in one step as outlined later, production cost may go down. These concepts fall in the category of "systemon-a-chip.'' This first area in which OE-VLSI may be important is just beginning to be explored, as data rates in optical networks exceed 10 Gbit/s, and any advantage of OE-VLSI concepts has not been shown. Indeed, it may turn out that a modular approach has a lower cost as a result of independently testing components and experiencing difficulties with mixing analog and digital signal types. These questions will be answered in the marketplace in the next few years.

A second benefit of OE-VLSI, which has actually been the mantra driving the field since its inception, derives from the needs of VLSI itself. This benefit has at various times been called optical computing, digital optics, and as a subset of computing, photonic switching and has its roots in the belief prevalent among some in the mid 1980s that more efficient computing could be performed by manipulating light rather than electrons. This belief is based on the physical fact that because light beams do not interact in free space, massive **OPTOELECTRONICS IN VLSI TECHNOLOGY** parallelism is possible in communication (5). However, it is precisely this noninteraction of photons that makes control of Optoelectronics in VLSI (OE-VLSI) refers to the intimate in- light by light a difficult proposition. In fact, electrons must tegration of optoelectronics with Very Large Scale Integration mediate the interaction of photons, whether through a nonlin- (VLSI) electronic chips (i.e., the placement of optoelectronic ear optical process that is within a solid that does not require devices including lasers, detectors, and modulators directly on the actual absorption of photons but rather simply the polarthe VLSI chip) and may be performed via flip-chip bonding or ization of electron clouds by the optical field or on the other with other techniques outlined later. Described here are two end of the scale, via the detection of photons with discrete potential benefits of this integration. A third benefit, the pro- detectors, electronic processing of the signals, and retransduction of more sophisticated optical imaging technology, is mission of photons using discrete transmitters. The former not discussed here because that requires only detectors and seems so elegant and the latter so bulky that, from a physiis covered under the concepts of focal plane arrays or VLSI cists view, the former must be more efficient. However, the cameras, whereas OE-VLSI usually refers to the integration relentless progress of Si-based electronics negates this arguof both detectors and transmitters. ment. When billions of transistors can be placed upon a single The first benefit is the reduction in electrical parasitics as- chip, and it is difficult to manipulate passively thousands of

the same material as the optoelectronic devices (i.e., mono- cally perverse fashion, now rather than hoping that electronic III–V materials such as GaAs or InP with direct band gaps, is encouraging it on. The reason for this is that optics has a contain less than 100 III–V transistors. Such monolithic tech- fiber communication. Going forward this type of usage may rial used to form optoelectronics is low. There are VLSI GaAs tors. The latter is outside the scope of this discussion, but technologies (3), but these are based on nonheteroepitaxial chip-to-chip optical communication may soon become reality

riety of complicated functions requiring VLSI electronics and the number of chip input/output (I/O) is plotted versus silicon are usually modules containing several chips including the VLSI Complementary Metal Oxide Semiconductor (CMOS) optoelectronic chips. For example, in local area optical com- line rules two ways. The lower curve is the Semiconductor puting networks there are network interface cards (NICs) Industry Association's (SIA) prediction (6). This curve, which that perform a variety of complicated functions such as multi- itself reaches numbers in the thousands as line rules decrease

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright  $\odot$  1999 John Wiley & Sons, Inc.



Figure 1. Plot of Semiconductor Industry Association prediction of ally, the single read-out laser may be clocked, providing VLSI chip I/O going into the next century (6) and that necessary for global clock distribution t micrometer VLSI,  $>$ 100,000 I/O required, indicating that direct opti-

sands in the next decade. Below it is shown that the optoelec-

cuses on the chip-to-chip communication application rather tion, electroabsorption is enhanced (8). Thus the modulator cuses on the NIC application There are four reasons for this:<br>used in smart pixel arrays is usually cal than the NIC application. There are four reasons for this:

- 
- 
- 
- 

OE-VLSI technology used must support tens or hundreds of this technology into computing or as a smart display (9). Even thousands of optoelectronic devices per chip. We therefore fo- though the speed of liquid crystal is limited to rates lower cus on the only optoelectronic transmitting device demon- than a megahertz and so could never transmit the informa-

strated to support such yield, the surface-normal GaAs-based *p–i–n* diode optical modulator. When choosing an optical transmitting element, even though one's impulse is to choose a device that emits light for simplicity in the optical system, LEDs do not provide sufficient directed power, and lasers have not yet demonstrated sufficient yield for next generation computing chip I/O. Arrays of lasers may be formed using vertical-cavity surface-emitting lasers (VCSELs), but detailed measurements have not been made with arrays larger than 64, and no computing demonstration has been made at all. In a modulator-based system, even though it is true that the optical system has more elements because the outputs of the system are measured by applying an array of read-out beams to the modulators (6), this actually leads to some conceptual simplicity in the system because the beam array is generated by diffracting a single laser. This means that all the beams are automatically at the same optical wavelength, simplifying the design of the lenses and gratings of the system. Addition-

cal array I/O to chips will be necessary. it is required. The modulator works by having a material whose absorption changes with electric field (an electroabsorptive material) in the intrinsic region, so that upon reverse bias the thought was technically possible. However, the upper curve is diode's transmission (or reflection if there is an integral mir-<br>given by keeping the ratio of  $I/O$  bandwidth to computational ror) changes. By biasing the devi given by keeping the ratio of I/O bandwidth to computational ror) changes. By biasing the device in its absorbing state, it<br>handwidth (transistor count times clock rate) constant as functions as a photodiode. Electroabsorp bandwidth (transistor count times clock rate) constant, as-<br>suming  $I/O$  clock rate equals chip clock rate. Keeping this using a readout wavelength near the band gap of the intrinsic suming I/O clock rate equals chip clock rate. Keeping this using a readout wavelength near the band gap of the intrinsic<br>ratio constant may result in the highest efficiency of the chip material. Via quantum mechanical effe ratio constant may result in the highest efficiency of the chip. material. Via quantum mechanical effects, the band edge<br>The upper curve reaches numbers in the hundreds of the states are altered with electric field, leadin The upper curve reaches numbers in the hundreds of thou-<br>sands in the next decade. Below it is shown that the optoelec-<br>optical absorption (7). By employing a multiple quantum well tronic yield may support such numbers.<br>Given these two applications of OE-VLSI this article for the wavelength of an electronic quantum mechanic wavefunc-Given these two applications of OE-VLSI, this article fo-<br>sess on the chin-to-chin communication application rather tion, electroabsorption is enhanced (8). Thus the modulator lator.

1. Even though concepts such as system-on-a-chip are<br>
in arguments favoring eventual use of VCSELs in smart<br>
powerful and the NIC market is substantial, it pales pixel systems, the temperature essition<br>
in comparison to t

4. Following from the last statement, the true power of optical modulators, but a discussion of them all would be out-OE-VLSI is the ability to form large arrays of optoelec- side the scope of this article in which we focus on the speed tronics with electronics, sometimes referred to as smart of semiconductor devices. There has, however, been extensive pixels because they process an array of light beams. research on the integration of liquid crystal with research on the integration of liquid crystal with VLSI. In fact, an LCD is itself an integration of liquid crystal with elec-Given this application choice, it is clear that the type of tronic circuitry, and there has been research into extending tion of a single electronic pin, the yield of liquid crystal modulators will always surpass any other modulator because the active element is in the electronic circuitry. Therefore, it is theoretically possible to have millions of liquid crystal modulators on a chip. However, generating such a large number of readout beams would be problematic.

In the next section, a brief overview of OE-VLSI technology based on MQW modulators is presented. This section reviews the progress made in integrating modulator devices with electronic circuits and discusses yield and manufacturing issues for future commodity processes. The section entitled ''Circuit Considerations for OE-VLSI'' discusses circuit considerations for the MQW modulator based smart pixel technology and reviews standard-cell designs for the optoelectronic transceivers. The section entitled ''Large Switch Experiment'' reviews the first major demonstration of the OE-VLSI technology, a switch with terabit capability. Next, the section entitled ''Toward a Commodity OE-VLSI Technology'' presents results associated with the first CMOS/SEED foundry shuttle, and **Figure 2.** Reflectivity spectra of MQW modulator, which has been reviews a future roadmap for this technology. Conclusions used up to now as the optoelectronic transmitting element in all constitute the last section. large-scale interchip optical commmunication system experiments.

with energies near the band gap, and this absorption line will<br>shift with the electric field. A good description of electroab-<br>**Review of MQW Modulator-Based Smart Pixels** sorption in bulk (uniform) semiconductors can be found in **Self-Electrooptic Effect Devices.** The first smart pixels were Ref. 7. The shift of an exciton line provides for strong modula- not very "smart" but could perform a logic function. These tion, but at room temperature in bulk semiconductors the ex- are called self-electrooptic effect devices (SEEDs) but, more citon is broadened in energy, reducing its effectiveness. A appropriately, would be considered circuits composed of a se-MQW material, however, maintains the narrowness of the ex- ries connection of a constant voltage source, a MQW modulaciton at room temperature. The structure of an MQW is a tor, and a load. This load could be another MQW modulator, repeated sequence of layers of smaller band gap material and in which case it is called a symmetric SEED (S-SEED). In larger band gap material, whose individual layers are so thin operation, this circuit is bistable, which allows it to perform  $(i.e., 100 \text{ Å})$  that the excitonic quantum mechanical wave logic functions. It is bistable because when the operating function is confined in the layers of the smaller band gap ma- wavelength is on the exciton absorption line, the photocurrent terial. Hence these layers are called quantum wells. A good will decrease as reverse bias is applied, causing negative phoreview of MQW electroabsorption is contained in Ref. 8. Thus toconductivity. Therefore, as the light intensity is increased, the preferred modulator, usually called the MQW modulator the voltage on the modulator, and hence its transmission, will and sometimes referred to as a  $p-i(MQW)-n$  diode, is simply undergo a discontinuous change at some point. As the light a *p–i–n* diode where the intrinsic layer is itself a multilay- intensity is then decreased, the voltage on the modulator will

and low transmission states is typically less than 2 : 1 for volt- sis in the transmission-versus-light-intensity curve. Thus, at age swings below 10 V. The device may also work in reflection a particular light intensity, or, in the case of the S-SEED,



**TECHNOLOGY OVERVIEW** mode if a mirror is incorporated. In reflection, two passes through the device occur, squaring the contrast. The mirror The multiple quantum well modulator has driven much of the may be a multilayer quarter wave semiconductor mirror pro-<br>work in smart pixels because of three main principles: (i) it duced as part of the epitaxial structure

ered MQW. **undergo a discontinuous change at a light level lower than** As a transmissive device, the contrast between the high produced in the upward part of the curve, causing a hystere-

when the light intensities on the two modulators are equal, region at a carefully controlled distance from the surface (17). the circuit can exist in one of two different states, depending Because it is so thin, it does not induce appreciable light abon the history of operation. Logic can then be performed. In sorption, and so does not affect the performance of the moduparticular, logic level restoration can be achieved in the fol- lators. For the FETs, the quantum well serves the function of lowing manner. The S-SEED circuit could be set into a state being able to fill and empty electrons, depending on the surwhere the light intensity level on diode 1 was higher than on face field, which can change via a gate metal. FETs are diode 2. Then, in the next clock cycle, data could be read onto formed by producing ohmic contacts to either side of the gate. the circuit, and unless the input to diode 2 was of higher in- These transistors functioned well, and a switching network tensity than the input to diode 1, the circuit state would not change. Thus, a logic decision could be performed. Finally, in the next clock cycle, the state of the circuit could be read by Mbit/s (6). However, migrating to larger array sizes and more beams of equal and *higher* intensity. Because the read beams, complex circuitry put undue stress on the yield of the process. if equal, can be of higher intensity than the write-beams with- In addition, circuit design was problematic given the availout changing the state of the circuit, signal gain and, hence able modeling of the devices. logic level restoration, can be achieved. The logic decision is simple, but full logic can be performed by using more than<br>one beam per diode. A review of SEED operation is contained<br>in Ref. 14. SEED arrays consisting of  $64 \times 64$  arrays of modu-<br>particular, to silicon CMOS electronic

To reduce this power and to make for broader functional-<br>ity, electronics can be integrated with the modulators. It is a<br>philosophical point whether, when electronics are integrated<br>with the modulators, the resulting circu the name of the resulting object has been appended with the vances. However, if the quality of the electronics must be word SEED, even as the intervening electronics have begun compromised, this argument may fail. Therefor to dominate the schematic. Our viewpoint is that using the<br>term SEED is appropriate when identical devices without degradation; hence, there is a strong preference for<br> $[p-i(\text{MQW})-n]$  diodes] are used for both the input and earliest SEED devices. As mentioned earlier, this quality of about 800°C, it is not clear that it can be integrated as a pro-<br>the  $p-i(\text{MQW})-n$  diode is both the great utility of the device, cess without degrading the Si i concept of the originators of the SEED. As multiple levels of keep pace with Si electronics. From this argument, it is ap-<br>integration are developed (either specialized devices for detectors) parent that smart pixels may n integration are developed (either specialized devices for detec-<br>tion and modulation or detection and light emission), the of optical channels per chip is in the thousands, because it is tion and modulation, or detection and light emission), the of optical channels per chip is in the thousands, because it is<br>the space of the concentration and the concentration and the sumparently not until this number is r name SEED and the concept it implies may eventually be apparently not until this number is reached by pin-out count<br>dronned in favor of the term ontoelectronic-VLSI As other that there will be a problem. The ability of the dropped, in favor of the term optoelectronic-VLSI. As other that there will be a problem. The ability of the optical in-<br>OE-VLSI technologies emerge this term may further be terconnects to provide complex interconnection t OE-VLSI technologies emerge, this term may further be amended to modulator-based OE-VLSI. becomes an advantage at these large numbers. Therefore, any

**Field Effect Transistor SEEDs.** The integration of electronics bers of optoelectronic devices, preferably in a single step.<br>th MQW modulators can occur either by bringing the elec-<br>The only candidate that suffices both of with MQW modulators can occur either by bringing the electronics to the modulators or vice versa. The first substantial teria is flip-chip bonding because it is a low-temperature proattempt was the former, the field-effect transistor SEED cess and attaches many devices at once. We have shown that (FET-SEED). The integration consisted essentially of forming thousands of solder pads can be produced on chips by photolifield-effect transistors in the top-doped layer of the modulator thography and evaporation. Using our commercial bonding (16). In this way, modulators and FETs are formed side-by- machine (19), aligning an optoelectronic chip laterally to a Si side in the same layer structure. In a standard MQW modula- CMOS chip can be routinely performed to 2  $\mu$ m accuracy. tor, both doped regions have a larger band gap than the quan- Thus attaching thousands of high-speed devices in a single tum well material so that these regions are transparent. In step is routine. The temperatures involved are below 200°C the FET-SEED, a quantum well is placed in the top (*n*) doped and so do not affect the silicon.

using  $4 \times 4$  arrays of smart pixels, each composed of 21 FETs and 11 modulators, was demonstrated at a clock rate of 155

in Ref. 14. SEED arrays consisting of  $64 \times 64$  arrays of modu-<br>lators have been fabricated (15).<br>In principle, the SEED circuit is the fastest smart pixel<br>In principle, the SEED circuit is the fastest smart pixel<br>because

integration process must be capable of producing such num-

We have innovated on the process of flip-chip bonding, particularly for optoelectronic devices. This is necessitated by the fact that the best MQW modulators operate at a wavelength of 850 nm (20). However, the GaAs substrate of such modulators is opaque at that wavelength. Therefore, we remove it after the bonding (21). This additional step has become fairly routine in our process, although some groups avoid it by working with reduced efficiency modulators at wavelength where GaAs is transparent (22). Our hybrid CMOS-SEED process arranges for both the *n* and *p* contacts of the diodes to be brought to the surface and to be coplanar and also ensures that each device is electrically isolated from its neighbors. Solder is deposited on one or both of the Si and GaAs chips, and the chips are bonded together. We find that goldcoated tin works well as a solder and that good bonding occurs by tacking the chips together at an elevated temperature and pressure without the need for reflow. Then epoxy is wicked between the chips by capillary action. The epoxy both provides mechanical stability and protects the front surfaces of the chips during the next step, which is the removal of the GaAs substrate. This is done by chemical etching. The etch is **Figure 4.** Forward biased emission pattern from a  $64 \times 16$  array of stopped by a stop-etch layer, which has been placed between  $\mu_{\text{max}}$  is a handed disder stopped by a stop-etch layer, which has been placed between<br>the GaAs substrate and the device layers (Fig. 3). Each MQW vield Solder pads are 15 um  $\times$  15 um and device size is 18 um  $\times$ modulator has two flip-chip pads, p and n, one of which is  $52 \mu m$ .





VLSI chips by flip-chip bonding followed by substrate removal (23).

 $\times$  15  $\mu$ m, and device size is 18  $\mu$ m  $\times$ 

optically active. The active region of the device as drawn in Fig. 3 is the *n*-pad which also serves as a reflector. Each device is about  $18 \times 52 \mu m$  in size. Each has a  $15 \times 15 \mu m$  *n*pad and a  $15 \times 15 \mu m$  p-pad, separated laterally by 15  $\mu$ m. The epoxy may subsequently be removed if necessary (e.g., to expose wire-bond pads).

To test electrical connection, the devices may be forwardbiased to emit. The emission pattern from a  $16 \times 64$  array of devices is shown in Fig. 4. We demonstrated arrays of bonded modulators and simple circuits in (23). Our largest chips to date are 7 mm  $\times$  7 mm Si chips with 140,000 to 450,000 CMOS gates with a  $64 \times 68$  array of modulators arranged in a 5.5 mm  $\times$  5.5 mm field (24). We have produced such chips with 100% modulator yield (corresponding to a device yield of 99.97%), but typically have about 1 to 5 nonworking diodes, with the yield reduction mostly caused by defects in the modulators. Thus, our device yield for these larger chips is about 99.9%.

A key advance in the hybrid CMOS-SEED process was demonstrated in Refs. 25 and 26. Here it was shown that the modulators may be bonded to metal interconnect layers on the Si chip directly above transistor layers, creating a threedimensional optoelectronics/VLSI circuit. Typical submicron CMOS technologies provide at least three levels of metal, so the modulators may be bonded to the top level. This removes any constraints in the placement of the underlying circuits with respect to the modulators and allows a designer to take full advantage of sophisticated VLSI design tools. The crosssectional structure of the resulting OE-VLSI circuit is shown in Fig. 5. The modulators form an optoelectronic overlay to the electronics, and in a sense, our mission of being able to provide optical I/O to Si CMOS without compromising in any way its ability to form circuits is complete. Using this technique we can make OE-VLSI chips with dense modulator Figure 3. Process flow for integrating MQW modulator arrays to arrays. The highest density circuit (in terms of transistors per unit area) built to date had an  $8 \times 8$  array of MQW diodes



Figure 5. Structure of a three-dimensional hybrid GaAs MQW/sili-

(26). In terms of MQW diodes per unit area, the densest OE-<br>VLSI chips have  $32 \times 64$  modulators arranged in a 2.3 mm  $\times$  2.3 mm field with over 400,000 transistors in an silicon area of approximately 8.2 mm  $\times$  3.8 mm. We routinely have only one or zero bad diodes in these dense chips, for a yield

are a upproximately o.2 im N - 3.0 imin. We routinely nave a 10  $\mu$ m  $\times$  10  $\mu$ m device, the size we anticipate using for our  $>99.95\%$ .<br>
Note that there have been many other technologies devel-<br>
an acceptable level f

they do not require an off-chip readout light source. There of leakage current while left on, so these defects do not appear may be a device advantage of modulators, however, in that to contribute to any reliability problems. they may be much less sensitive to material defects. The rea- For at least one diode, though, that displayed large leakson for this is that all that is required for a modulator to work age, only soft leakage occurred until it had been biased up for is that its reverse-biased leakage current be low enough not a few seconds, so it appeared that something "snapped" in the to induce heating. Barring process or lithographic errors, device. Thus we believe that the diodes with large leakage nothing else can go wrong with the device as long as a gross suffer from another type of defect that is catastrophic to the error does not occur in the wafer growth (a large pit or parti- modulator. It occurs in 5/24 diodes of the two wafers, and we cle that actually interferes mechanically with the formation assume here that we have actually observed five distinct of the modulator, discussed later). Typically modulators do point defects. Again, we do not know that the large leakage not degrade with time because very little current flows is caused by several defects in each diode, but it seems that through the device. Lasers, on the other hand, are susceptible because of the distinct effect and the fact that we see it only to a number of degradation mechanisms, including most in a small fraction of the diodes, a single defect may be prominently dark-line defect formation, which probably leads responsible for each bad diode. Then, the defect count is to much higher sensitivity to microscopic defects.

lator side, data are given here designed to show microscopic the same and that the wafers were cut from the same boule.

material defect levels *pertinent to modulators.* We do this by forming extremely large modulators with 5 mm  $\times$  5 mm active areas. We then measure the reverse leakage current. If the leakage is below a set value, the region occupied by the modulator is "modulator defect" free, and we can quantify the number of defects per unit area.

Because we are exploring material properties, we give details of the growth conditions and substrates used in this experiment, which were from the same ingot. The growth was performed by molecular beam epitaxy on a Varian GEN II solid source system, with substrate rotation of 10 rpm, and a substrate temperature of 645°C. The V/III flux ratio was 20. The arsenic source was Furukawa lot No. 40601T, the gallium source was Rhone-Paulenc lot no. 88088, and the aluminum source was Morton Thiokol lot no. E110. The arsenic beam pressure was 1.5  $\times$  10<sup>-5</sup> torr, and the GaAs growth rate was Because we are<br>tails of the growth<br>periment, which w<br>performed by mole<br>solid source system<br>Field<br>oxide<br>The arsenic source

**Figure 5.** Structure of a three-dimensional hybrid GaAs MQW/sili-<br>
The 2 in. substrates were from American Xtal Technology<br>
ingot no. E3H201, with a resistivity of 1 to  $4 \times 10^{-7} \Omega$ -cm and a mobility of 7000 cm2/Vs to 9000 cm2/Vs. Their orientation and over 21,000 transistors in a silicon area of 1 mm  $\times$  1 mm was (100)  $\pm$  0.1° and thickness was 500  $\pm$  25  $\mu$ m. The etch pit density was  $\langle 3000/\text{cm}^2 \rangle$ .

> one wafer. Each diode has a 5 mm  $\times$  5 mm active area. The vertical full scale is 1 mA. This would correspond to 4 nA for a 10  $\mu$ m  $\times$  10  $\mu$ m device, the size we anticipate using for our

or whether the defects contribute differing amounts of leak-<br>age. We can comment that all the diodes with this "soft" leak-As mentioned, VCSELs may offer some advantage because age, when left under bias for  $\sim$ 1 h, actually had a reduction

 $\times$  5  $\times$  5 mm), or 0.83/cm $^2$ .

To provide a framework for the discussion from the modu- Note that the position of the fatal defects in the wafers is



**Figure 6.** Reverse dark leakage current of twelve 5 mm  $\times$  5 mm MQW modulators, with only two disabled devices, indicating that microscopic defect level for modulators is  $\langle 1/m^2$ . This indicates that arrays larger than 100,000 are possible.

We then conclude that those defects that contribute large However, this is not the entire story. As mentioned, large

of at least  $256 \times 512$  are intrinsically possible.

leakage are caused by defects in the substrate that propagate (several microns) defects occur on the surface of MBE grown during growth of the boule. Wafers. These simply interfere mechanically with the forma-Thus we have found that microscopic material defects rele- tion of devices. They can be observed by illuminating the wavant to modulators occur once about every square centimeter. fer and are shown in Fig. 7 (2 in. diameter wafers shown). As Our current design rules would allow about  $350,000$  can be seen, they occur in numbers of  $\sim 10/\text{cm}^2$  and, therefore, diodes/cm<sup>2</sup> so we conclude that GaAs/AIAs modulator arrays limit array size to  $\sim$ 35,000. These large surface defects are possibly because large bits of material are ejected from the



**Figure 7.** Photographs of MQW modulator wafers before and after crystal growth, which has molecular beam epitaxy. The white specks are large defects on the surface occurring at densities of  $\sim$  10/cm<sup>2</sup>. For the large arrays predicted in Fig. 6, these must be eliminated, possibly by using vapor-phase growth techniques.

other growth techniques, such as metalorganic chemical vapor deposition (MOCVD) (29). **Figure 8.** Contours of 2:1 optical contrast, considered necessary for

Here a comprehensive modeling and prediction of the perfor-<br>mm, corresponding to a temperature range of 60°C, is possible.<br>mance of MQW modulators is presented. Performance of a modulator is characterized by contrast ratio and insertion loss. Insertion loss of these modulators can be kept low be-<br>cause of their simple optical coupling. It is not so much con-<br>trast ratio that is in short supply with surface-normal modu-<br>lators because even without Fabry–P taining contrast above a certain value. An optimized design<br>of contrast to manufacturing errors or changes in operating<br>condition. We fit the spectra of two GaAs/AlAs samples with<br>zero-bias exciton positions  $\lambda_0$  of 833 bias with Lorentzian curves,  $r = 1 - (1 - r_e)/[(1 + (\lambda \lambda_e$ <sup>2</sup>/ $\delta$ <sup>2</sup>], where  $\lambda_e$  is the wavelength of the exciton,  $r_e$  is the reflectivity at the exciton peak, and  $\delta$  is its breadth. In turn, these parameters are fit with six other parameters that are a function of  $\lambda_0$ . Thus we have a comprehensive model of GaAs/ AIAs reflection MQW modulators with varying well width operating below the band edge (30).

Considered are modulators operating with a 3 V swing, for 0.35  $\mu$ m line rule CMOS. For shorter line rules, and lower available voltage swings, we assume doubling or tripling voltage drivers as described later. Note that it is the voltage swing that is limited and not the voltage offset. The first operating mode examined allows adjustable voltage offset  $V_1$ , and we show, for a given  $\lambda_0$ , what number of wells  $N$  will result in the maximum tolerance to change in  $\lambda$  for a feedback circuit that changes  $V_1$  from 0 V to 12 V. In Fig. 8, a contour plot of contrast  $= 2:1$  is shown in the parameter space of  $V_1$ and  $\lambda$  for five different cases of  $\lambda_0$ . For each  $\lambda_0$ , *N* is optimized so that the contour extends to  $V_1 = 12$  V while maintaining a vertical width of 2 nm. We find that for  $\lambda_0 = 850$  nm and *N* = 85, 2:1 contrast can be maintained over a change of  $\lambda$  of **Figure 9.** Contour as in Fig. 8, but in the phase space of exciton 17 nm, with a local variation of  $\lambda$  of  $\pm 1$  nm at any set  $V_1$ . This wavelength, which would allow variations of temperature of 60°C while still length, keeping voltage offset fixed. The allowed wavelength variation allowing for variations in laser wavelength of  $\pm 1$  nm. For is only 2.1 nm, too low for real systems.



intra-computer links, for five different MQW modulator designs, in **Modulator Performance and Temperature Sensitivity** the phase space of voltage offset and wavelengths (30). By allowing voltage offset to vary via feedback control, a wavelength range of 17

is the tragility of contrast ratio that reduces the performance<br>of surface-normal modulators. The positions of the exciton,<br>the operating wavelength, and the Fabry–Perot resonance if<br>that is employed, all must be in very





operate in this way over a range of 5.2 nm, but at the expense the flip-chip attach<br>of reducing the on-state reflectivity to only 0.33. By employing proved transistors. of reducing the on-state reflectivity to only 0.33. By employing proved transistors.<br>stacked diode designs with deep MQWs, for a sample with Following from the SEED work, the first CMOS-modulator stacked diode designs with deep MQWs, for a sample with Following from the SEED work, the first CMOS-modulator<br>four diodes the corresponding range is 4.7 nm, with an on-<br>chips were switching circuits. These circuits, fabri four diodes the corresponding range is  $4.7$  nm, with an on-

fast optical switching. Switching times as low as 33 ps were circuits makes possible dense VLSI circuits and compliance measured in S-SEED devices with 13  $\mu$ m  $\times$  14  $\mu$ m mesas (33). However, these devices did not provide electrical gain. CMOS OE-VLSI switching circuits will be discussed in the As a consequence, S-SEEDs typically exhibited relatively low section entitled ''Large Switch Experiment.'' This section is

sensitivity, requiring several picojoules of optical energy to be deposited on the device in order to make it switch. At these energies, absorption saturation became a concern, until it was found that this effect could be reduced by proper choice of operating wavelength (34). The end result was that the performance of switching systems based on SEED arrays was limited not by device response, but instead by the total optical power that was available in the system (35). In addition, the functionality of the arrays was typically limited, although logic operations could be performed by cascading array of these devices (36). The integration of these optoelectronic modulators with electronic FETs represented an important step in the evolution of the SEED device technology. This work was motivated by the need to reduce the optical input energy required to switch the optoelectronic device, and the desire for increased functionality in the smart pixel node. The FET-SEED technology provided a monolithic integration of Wavelength (nm) metal-semiconductor FETs with MQW modulators (16,17,37). Figure 10. Simulation of spectra of advanced stacked-diode MQW<br>modulator design, which would have sufficient temperature tolerance<br>( $\sim$ 20°C) for operation without voltage offset feedback control.<br>(38). Such devices suppl approximately 50 fF, 60 fF to a receiver (39). Receivers were

tion, which, when satisfied, allows a wavelength variation of Contraded at about 30 fJ at 311 Mbit/s, and about 150 fJ at 1<br>
2.1 nm while maintaining contrast above 1.5:1. We conclude<br>
that, with a power consumption of ap voltage offset, a wavelength range of 17 nm is possible while<br>maintaining 2:1 contrast, corresponding to a temperature industry could provide. These were the driving forces behind<br>wariation of 60°C. If the offset voltage i variation of 60°C. If the offset voltage is not allowed to vary, the development of a silicon CMOS/SEED technology. For the given the wafer-scale variation in exciton position, the maxi-<br>given the wafer-scale variation in mum wavelength range maintaining 1.5:1 contrast of a to follow was to use a hybrid integration technology. The  $n_{\text{e}}$  idean MOW)-n modulator is 2.1 nm deemed insufficient question was whether the integration could be s  $p-i$ (deep MQW)–*n* modulator is 2.1 nm, deemed insufficient question was whether the integration could be sufficiently ''in-<br>for most applications. A shallow quantum well sample can timate" to prevent the additional paras for most applications. A shallow quantum well sample can timate to prevent the additional parasitics associated with<br>operate in this way over a range of 5.2 nm but at the expense. the flip-chip attachment from annualling t

state reflectivity of 0.85.  $\mu$ m CMOS, operated at over 250 Mbit/s (41). An input capacitance of approximately 52 fF per diode was measured for the hybrid device (42). Even with 0.8 <sup>m</sup> CMOS technology, hy- **CIRCUIT CONSIDERATIONS FOR OE-VLSI** brid SEED receiver circuits provided comparable speed, sensitivity, and power dissipation to the FET-SEED receivers, with **SEED-Based Circuits** significantly reduced area. Finally, the ability to achieve a The original SEED and symmetric SEED displayed extremely three-dimensional integrated structure of MQW diode-above with mainstream silicon design methodologies (25). More on completed by describing in detail the CMOS circuits unique to OE-VLSI, the optical receiver and modulator driver circuits.

## **Transceiver Circuits for Hybrid CMOS/SEED**

A key circuit component for an OE-VLSI technology are the transceiver circuits. Because the MQW modulator may be modeled as a capacitive load element, the modulator-driver circuits to date have consisted of a simple inverter. In a CMOS technology, this circuit has zero static-dissipation (neglecting leakage currents). There is a constant component of the driver power dissipation due to the absorbed photocurrent in both "on" and "off" states. But, when operating at low opti-(**a**) cal read-powers, the receiver circuits are a greater concern in terms of electrical power dissipation than the modulator driver circuits (43). The basic reason for the receiver power dissipation is that the circuits are typically biased as smallsignal amplifiers, resulting in a steady dissipation of power.

The asynchronous transimpedance receiver was chosen for initial systems experiments because it provides good sensitivity and dynamic range and because it can be operated in single-ended mode where a single diode is used to generate positive photocurrent, as well as in a differential operation mode with an additional diode at the input (Fig. 11). Small input swings in the input transimpedance stage (front end) are then amplified to logic levels at the receiver output using additional gain stages.

Single-ended CMOS/SEED receivers (Fig. 12) based on a transimpedance frontend followed by one amplification stage<br>have  $\frac{1}{275}$  Mbit/s receiver with 3.5 mW power dissipation and 11  $\mu$ A sensi-<br> $\frac{1}{275}$  Mbit/s receiver with 3.5 mW power dissipation and 11  $\mu$ A sensis in  $0.8 \mu$ m CMOS with a dc power consumption of approxi-<br>tivity (25) and (b) 550 Mbit/s receiver with 5 mW power dissipation mately 3.5 mW, an area of 17  $\mu$ m  $\times$  18  $\mu$ m, a dynamic range and 6  $\mu$ A sensitivity (44). of over 16 dB, and a sensitivity of approximately 60 fJ (25). The addition of gain stages improves the performance to below 40 fJ at 550 Mbit/s (44). Transimpedance receiver– ''Toward a Commodity OE-VSLI Technology''). A comparison transmitter circuits, based on two-beam differential data en- of these circuits can be found in Ref. 46. coding (Fig. 13), have been built in 0.8  $\mu$ m CMOS, and are As supply voltages are lowered, receiver dissipation recapable of 1 Gbit/s transmission of digital data with a bit- duces and receiver bandwidth improves. However, the voltage error rate below  $10^{-10}$  (45). All these circuits discussed above swing provided by a normally biased inverter is reduced. This were provided as standard cells as part of the first workshop/ degrades the performance of a standard modulator. Equally





foundry offered in this technology (see the section entitled useful for low-voltage OE-VLSI technologies are circuits that up-convert the voltage. Figure 14 presents a circuit that can provide a voltage swing that exceeds the nominal supply voltage of the CMOS technology. As shown in Fig. 14, this circuit was tested in 5 V CMOS technology and could provide swings up to twice the supply voltage in that technology. The advantage of the circuit is that it consumes no static power dissipation. Modulator-driver circuits are discussed in greater detail in Ref. 47.

### **LARGE SWITCH EXPERIMENT**

Large switches are thought to be the first computing type to use OE-VLSI technology because of their large ratio of information channels to computing elements. In Ref. 24, a chip with 4352 optical modulators was demonstrated that switched 256 optical channels at data rates of 400 Mbit/s each, for an aggregate data throughout greater than 100 Gbit/s.

Figure 11. Schematic of (a) single-ended (SE) optical receiver; (b) This chip was a small part of a large switching system that two-beam (TB) receiver;  $V_{\text{det}}$  and  $V_{\text{mod}}$  are the detector and transmitter employed multiple electronic switching modules, each of bias voltages, respectively. which switched a fraction of the total channels in the system.

A switching architecture was developed that allowed smaller electronic switches to be interconnected with optical fiber via a central distribution network (48), which was the chip of Ref. 24. This chip was actually functionally a set of 16 independent crossbar switches with 16 inputs and outputs (i.e., sixteen  $16 \times 16$  crossbars) on the same die. Optical fiber from each of the electronic modules was bundled and imaged onto the OE-VLSI chip. The beauty of the switching architecture was that all the buffering memory could be located on the electronic modules, whereas the OE-VLSI required no memory. Thus, it played to the strengths of the OE-VLSI technology, which emphasizes interconnect capability over memory density, which is low in CMOS compared to DRAMs.

For more on this switching architecture readers are referred to Ref. 48. Even though other technologies may be used for the distribution network, including electronic crossbars, the use of optical fiber interconnections and OE-VLSI chips represents the highest scalability in terms of total bandwidth of the system, all of which must pass through the distribution network. Interconnecting the electronic modules with optical fiber allows the physical size and clock rate of the system to expand practically without limit. A distribution module could be formed with separate optical transceiver chips and switch-





s receiver with 8 mW power dissipation (45). the sawing procedure, which they did.



**Figure 14.** Voltage up-converter circuit. The circuit converts a swing of 0  $V_{dd-LOW}$  to a swing of 0  $V_{dd-HIGH}$ .

ing chips, but it would be much more expensive than a single OE-VLSI chip.

The distribution chip was, as stated, a collection of sixteen  $16 \times 16$  crossbars. Each input was fanned out 16 times, for a total of 4096 input detectors. The fan-out could be performed electronically on the chip and was done so in later versions. For more on the exact mechanisms of the chip, the reader is referred to Ref. 24. Here, for purposes of demonstrating the capability of the OE-VLSI technology, the capabilities and requirements of the three versions of the chip as shown in Table 1.

## **TOWARD A COMMODITY OE-VLSI TECHNOLOGY**

## **First CMOS/MQW OE-VLSI Foundry Shuttle**

The removal of the GaAs substrate after flip-chip attachment has other positive qualities. We have performed process runs where multiple chip designs are aggregated onto a single Si chip, then a modulator array encompassing this entire large chip is processed and, after substrate removal, can be sawed into the individual chips. This is the basis for our continuing foundry runs when, in a manner like a foundry, we aggregate smaller designs into larger chips to reduce our workload. We first tested the concept of sawing a processed chip with designs from four external users. In this run, a chip designed with a perimeter of wire-bond pads and central diode field (**b**) was simply sawed into four pieces. Thus it was akin to our Figure 13. Two-beam transimpedance receiver standard cells: (a) earlier chips, with the added step of sawing the chip after 700 Mbit/s receiver with 4 mW power dissipation (41) and (b) 1 Gbit/ bonding. This tested whether the modulators would survive

	Chip <sub>1</sub>	Chip <sub>2</sub>	Chip 3
Si technology	$1.0 \mu m$	$0.8 \mu m$	$0.35 \mu m$
Functionality	256 16 $\times$ 1 mux nodes	$64$ 16 I/O switches	32 16 I/O switches
Error free clock rate	$450$ Mbit/s	$600$ Mbit/s	900 Mbit/s
Total data throughput	$115$ Gbit/s	$600$ Gbit/s	$404$ Gbit/s
Power consumption	1W	5 W	0.3 W

**Table 1. Parameters of OE-VLSI Chips Made as Part of Large Switch Project (24)**

Our first foundry shuttle consisted of a 6 in. wafer of silicon that contained multiple copies of a 17 mm  $\times$  17 mm silicon reticle. Each reticle contained 32 individual 2 mm  $\times$  2 mm OE-VLSI chip designs as well as some larger chip de- the fact that it had to be removed entirely. In our earlier sinsigns. Designs from over 30 teams were collected into two sep- gle chips, the substrate could remain at the edge of the GaAs arate 8.5 mm  $\times$  8.5 mm subreticles. In Fig. 15 several chips are shown on the subreticle before sawing. The small rectan- chip. Here, however, the wire-bond pads in the interior of the gles are the modulators. Each subreticle contained 16 distinct chip were covered by the GaAs substrate. We use a jet etcher  $2 \text{ mm} \times 2 \text{ mm}$  CMOS circuit designs. Each of the 16 chips in a subreticle had a  $10 \times 20$  array of MQW modulators bonded onto it. The horizontal and vertical pitch of the diodes were lem was solved by performing polishing of the substrate with 62.5  $\mu$ m and 125  $\mu$ m, respectively. Three columns of 80 diodes Br: methonal after flip-chip bonding to a thickness of  $\sim$ 150 were placed between the chips, in the saw-cut lanes, for pro-  $\mu$ m before the acid etching of the substrate. cess-monitoring purposes. By forward biasing these diodes Although the problems of bonding and removing the suband viewing the emitted light through an infrared camera, strate of such large chips were solved, another unexpected the yield of the flip-chip attachment and substrate-removal problem specific to the foundry chip remained. Because of the processes could be estimated. An additional diode, placed at specific geometry of the diode-array involved, voids were the reticle center was used for reflectance measurements, sometimes left in the epoxy. Because the foundry chips con-

shuttle was performed at the reticle level. Flip-chip attach- along certain paths, creating the opportunity for air to be ment and substrate removal was performed at the subreticle trapped. We included a protective dielectric, placed on the level. This further tested our ability to saw up the final prod- GaAs front face between the modulators, that provided some uct and also greatly extended the area that we process. The measure of protection where voids were formed. However,



**Figure 15.** Photomicrograph of subreticle from the Lucent Technology Roadmap Technologies/George Mason University coop OE-VSLI foundry, show-<br>
ing a close-up of several OE-VLSI chips, after integration but before In this in this section, we review a performance roadmap for this OE-<br>final dicing. Each chip integrates 200 modulators that may be used<br>as transmitters or detectors. Vertical and horizontal pitch of the di-<br>odes are 62.5  $\mu$  m the modulators, which are bonded to the top level of CMOS metalli- mate the expected evolution of the accompanying GaAs/Alzation. The contract of the contract of the GaAs MQW devices. Table 3 summarizes the expected evolu-

diode attachment area of these chips was 7.8 mm  $\times$  7.8 mm. The substrate removal of these pieces was complicated not 2 only by the size (linear extent) of the substrate, but also by chip because the wire bond pads were outside of the GaAs with  $H_2O_2$ : NH<sub>4</sub>OH to remove the substrate, and it is difficult to achieve uniform removal over such a large area. This prob-

prior to saw-cut. The same of the same of wire-bonding area that were separated by Metallization and solder deposition for the first foundry modulator fields, the epoxy could wick in faster or slower damage could still be seen on some of the chips. This problem did not occur in the nonaggregated chip designs apparently because there was a single modulator array and no wire-bond pads, and the nature of the epoxy was to then produce uniform filling. We have found that the epoxy can actually be applied before flip-chip bonding because it dewets from the metallic pads. This results in fewer epoxy voids.

> The ability to do batch processing for the bonding and substrate-removal steps is not only critical for foundry shuttles but also illustrates how this technology may be manufactured in a cost-effective manner. Another useful aspect of substrate removal is that after the substrate is removed, further chips may be bonded. In particular, because the modulators may be pixellated leaving spaces between them on the chip, we may bond another chip in the same area as the first chip and produce interleaved devices. Thus dissimilar devices, either separately optimized detectors and modulators or detectors and lasers, may be collocated on the Si chip.

mately 25  $\mu$ m  $\times$  60  $\mu$ m with an active area of approximately 20  $\mu$ m pected to follow the projections of the SIA roadmap (6). Based  $\times$  20  $\mu$ m. Any CMOS circuitry is allowed by the designer, even under on the yield considerations presented earlier, we can also esti-

FET Gate Length $(\mu m)$	Number of Gates (M)	Area (cm <sup>2</sup> )	Voltage $(V_{\rm dd})$	$On-Chip$ Clock Speed (MHz)	Oxide Thickness (A)	Number of Electrical I/O Ports	Off-Chip Clock Speed (MHz)	Max. Power Dissipation (W)
0.7	0.15		5	100	130	400	75	
0.5	0.3	2	3.3	150	100	600	110	10
0.35	0.8	4	2.8	200	80	900	150	15
0.25	$\overline{2}$	6	2.2	350	60	1350	200	30
0.18	5	8	1.8	500	50	2000	250	40
0.12	10	10	$1.5\,$	700	40	2600	300	90
0.1	20	12	1.25	1000	35	3600	375	180

**Table 2. Projected CMOS IC Technology Parameters***<sup>a</sup>*

*<sup>a</sup>* Generations of CMOS are expected to be spaced 3 years apart.

tion of the CMOS/MQW OE-VLSI technology as a function of written as  $(f_T/\Gamma \cdot C_p)$ , where  $\Gamma$  is the excess channel noise fac-CMOS feature size (gate length). The maximum number of tor in the FETs that constitute the receiver front-end. We diodes is projected to increase rapidly in the first few genera- note that  $\Gamma$  is inversely proportional to gate length and can tions and then grow gradually as the device yield, issues of be estimated to range between 1.8 and 3, to account for inbonding large arrays, and manipulating large numbers of creased channel noise as the dimensions of the front-end FET light beams become increasingly significant. A more detailed are reduced. This figure of merit provides a measure of the exposition on the scaling of the diode capacitance, as well as receiver noise and hence the noise-limited receiver sensitivity other device characteristics can be found in Ref. 43. of the specific OE-VLSI technology in terms of a few readily

which is the main hurdle in scaling the OE-VLSI technology. bandwidth of the FETs, and the channel noise factor of the In addition to the device yield, other barriers can be expected FETs. We note that for large arrays of smart-pixel receivers, to arise because of the finite laser source power and the on- the OE-VLSI technology typically cannot be exercised so as to chip power-dissipation of the I/O transceiver circuits, particu- obtain true noise-limited receiver performance. Nevertheless, larly the receivers. In order to reduce the amount of laser for a given receiver geometry, the figure of merit is a useful power required for illuminating the modulators (and also to means of assessing the relative receiver sensitivity perforlimit modulator-driver power dissipation and prevent related mance of different OE-VLSI technologies. thermal effects in the modulators) sensitive receiver circuits To make a conservative estimate for the growth of the figmust be employed at the optical-to-electrical interface of the ure of merit, we replace the FET unity gain bandwidth with OE-VLSI circuit. A consequence is that the receiver circuits the inverse gate delay as measured from ring oscillator data. will be a significant source of power dissipation themselves The scaling of the inverse gate delay, based on published rebecause of the need for biasing these circuits for high speed sults from experimental technologies (43), is shown in Fig. 16. and high sensitivity. Figure 17 shows the scaling of this figure of merit in terms of

ogy is expected to be limited by the electronic circuits, we can receiver can be expected to improve exponentially as feature expect that reductions in silicon feature sizes and optoelec- size is reduced. This sensitivity improvement is also accompatronic device dimensions will serve to increase the aggregate nied by a reduction in power dissipation caused by reduced optical interconnect bandwidth to a VLSI chip by improving supply voltages and static currents in the receivers. Improved their power dissipation. For a given receiver front-end, a technology figure of merit, based on the gain-bandwidth of the FET, the channel noise factor of the FET, and the detector capacitance can be defined (43). The figure of merit can be

**Table 3. Projected Evolution of Optoelectronic Technology Parameters**

--			
	MQW	Bonded	Number
Feature	Linear	Diode	of
Size	Dimension	Capacitance	Optical
$(\mu m)$	$(\mu m)$	(fF)	Diodes
0.7	18	150	1,000
0.5	14	100	3,000
0.35	12	70	6,000
0.25	10	50	12,000
0.18	8	36	24,000
0.12	7	24	40,000
0.1	$5 - 6$	20	50,000

We have thus far focused on the modulator device yield, available metrics: the detector capacitance, the unity gain-

Because the performance of the specific OE-VLSI technol- FET gate length. As shown in Fig. 17, the sensitivity of the the sensitivity and bit-rate of the receivers and by reducing sensitivity and lower power dissipation together imply that



**Figure 16.** Scaling trend for the gate-delay as a function of the gate length of the CMOS technology. Data correspond to measured delays from ring-oscillator data (43).



commodated on a chip for a given power budget (43). The re- were reviewed. This foundry represents the first successful<br>duction in feature size will also allow the bandwidth of each delivery of custom-designed CMOS VLSI ch duction in feature size will also allow the bandwidth of each optical I/O link to grow.<br>As a consequence, the total optical I/O bandwidth to the Issues related to scaling of the OE-VLSI technology and

VLSI chip can be expected to increase considerably. We can quantify the scaling of the total electrical and optical I/O been discussed. In terms of the fundamental technology, the bandwidth of the OE-VLSI chip and relate it to the computa- challenges are in reducing the drive voltages of the modulational bandwidth of the silicon chip. The latter is defined as tors to stay compatible with mainstream CMOS and to conthe product of the number of gates and the on-chip clock tinue to improve the yield in the manufacturing and hybridizspeed of the chip. Assuming that half the projected number ing of the MQW diodes. In terms of the circuits, the of pins on a chip can be used for electrical I/O at the off-chip challenges will be to continue to improve receiver sensitivity clock speed, and assuming that the optical interconnect will while reducing power dissipation and crosstalk. A third confunction at the on-chip clock speed (a conservative assump-<br>tion, not discussed here, is that of the systems integra-<br>tion, where the task will be to package systems that can effi-<br> $\frac{1}{2}$ tion), we can plot these three quantities in Fig. 18. This figure tion, where the task will be to package systems that can effi-<br>depicts the expected scaling of the optical I/O bandwidth (asdepicts the expected scaling of the optical I/O bandwidth (as-<br>suming two-beam operation), the compute bandwidth (defined<br> $\frac{1}{2}$  cuch chins suming two-beam operation), the compute bandwidth (defined<br>as the product of the number of gates and the on-chip clock<br>frequency), and the SIA projections for high-performance elec-<br>trical I/O onto and off a packaged CMOS



the silicon and can match the growth in the computational bandwidth grateful to D. A. B. Miller of Stanford University for his many of CMOS technologies (43). contributions to this work.

ogy. This far exceeds the projected scaling of the electrical I/O bandwidth available for a VLSI circuit. As a consequence, the OE-VLSI technology should have competitive advantage for microchip applications that require high-performance communication.

## **CONCLUSIONS**

The concept of a manufacturable technology that can provide parallel optical interconnects directly to a VLSI circuit, suggested over a decade ago in Ref. 5, now appears to be a reality. One such OE-VLSI technology, described in this article, is Figure 17. Scaling of the figure-of-merit for the OE-VLSI trans- based on the hybrid flip-chip bonding of GaAs/AlGaAs MQW modulator devices onto silicon CMOS circuits. In this article, ever technology. we have surveyed the progress in SEED-based OE-VLSI smart pixel technologies. Results from a batch-fabricated more optical transceivers (hence more optical  $I/O$ ) can be ac-<br>commodated on a chin for a given nower hudget  $(43)$ . The re-<br>were reviewed. This foundry represents the first successful

As a consequence, the total optical I/O bandwidth to the Issues related to scaling of the OE-VLSI technology and<br>SI chip can be expected to increase considerably. We can compatibility with deep-submicron CMOS technologies

surate with the processing power of the chip, even in the finest linewidth silicon-a task that cannot be expected from electrical interconnects. It is anticipated that the availability of such a technology will allow the production of new systems that are competitive, on a cost-per-performance basis, with all-electrical solutions.

## **ACKNOWLEDGMENTS**

The authors express their gratitude to the Bell Labs optoelectronic-VLSI technology team members: J. A. Walker, B. Tseng, S. P. Hui, J. E. Cunningham, W. Y. Jan, L. M. F. Chirovsky, T. K. Woodward, A. L. Lentine, R. A. Novotny, L. A. D'Asaro, and R. E. Leibenguth. The authors thank R. A. Figure 18. The I/O bandwidth and computational bandwidth of electronic and S. Raj of George Mason University for their assistance in organizing the CMOS-SEED foundry and also actronic and optoelectronic VLSI integrated cir

- 1. S. Yu et al., A monolithically integrated  $1\times4$  switchable photodiand optical interconnects, *IEEE Phot. Tech. Lett.*, 9: 675–677, 1997. *ics in Quantum Electron.,* **2**: 77–84, 1996.
- of eight-channel p–i–n/HBT OEIC photoreceiver array modules,
- 
- cuits, *Appl. Opt.*, **35**: 2439–2448, 1996.<br>
The Coodman et al. Optical interconnections for VLSI systems 27. H. Wang et al., Monolithic integration of SEED's and VLSI GaAs
- 5. J. W. Goodman et al., Optical interconnections for VLSI systems,
- 6. 1993-1994 The National Technology Roadmap for Semiconduc-
- 7. J. D. Dow and D. Redfield, Electroabsorption in semiconductors:<br>The excitonic absorption edge, Phys. Rev. B, 1: 3358–3371, 1970.<br>REE Phot. Tech. Lett., 9: 869–871, 1997.<br>P. A. P. Milley, D. S. Chamle, and S. Schmitt Bin
- 8. D. A. B. Miller, D. S. Chemla, and S. Schmitt-Rink, in H. Haug 29. H.-C. Lee et al., Nonlinear absorption properties of AlGaAs/GaAs (ed.), Optical Nonlinearities and Instabilities in Semiconductors,<br>
San Diego, CA: Acad Livescu, in U. Efron (ed.), Spatial Light Modulator Technology,
- 9. K. Sayyah and U. Efron, Optically addressed spatial light modu-<br>lator with a high photosensitivity and intensity adaptation range. 31. K. W. Goossen, J. E. Cunningham, and W. Y. Jan, Excitonic eleclator with a high photosensitivity and intensity adaptation range,
- 10. G. D. Boyd et al., Multiple quantum well reflection modulator, *Appl. Phys. Lett.,* **50**: 1119–1121, 1987. 32. K. W. Goossen et al., Interleaved contact electroabsorption modu-
- 
- 12. R. H. Yan, R. J. Simes, and L. A. Coldren, Electroabsorptive switching of symmetric self-electroabsorptive Fabry-Perot reflection modulators with asymmetric mirrors, *Phys. Lett.*, 57: 1843–1845, 1990.
- 13. T. L. Worchesky et al., Large arrays of spatial light modulators mal ettects in multiple-qu hybridized to silicon integrated circuits, Appl. Opt., **35** (8): 1180- Lett., **63**: 1715–1717, 1993. 1186, 1996. 35. H. S. Hinton et al., Free-space digital optical systems, *Proc.*
- 14. D. A. B. Miller, Quantum well self-electro-optic effect devices, *IEEE*, **82**: 1632-1649, 1994. *Opt. Quantum Elec.*, 22: 561–598, 1990. 36. A. L. Lentine and D. A. B. Miller, Evolution of the SEED technol-
- *effect devices, IEEE Phot. Tech. Lett.,* **2**: 51–53, 1990.
- device: integrated photodiode, quantum well modulator, and GaAs-Al<sub>x</sub>GaAs<sub>1<sup>-x</sup></sub> FET-SEED: A basic optically address<br>grated circuit, *IEEE Phot. Tech. Lett.*, 7: 763–765, 1995. transistor, *IEEE Phot. Tech. Lett.*, **1**: 62–64, 1989.
- SEED) smart pixel arrays, *IEEE J. Quantum Electron.*, **29**: 670– 675, 1993. 39. T. K. Woodward, A. L. Lentine, and L. M. F. Chirovsky, Experi-
- conductor transistor, *Proc. OSA Topical Meeting Photonics Switching,* Optical Soc. Amer., vol. 16, 1993, pp. 94–98. 40. T. K. Woodward, A. L. Lentine, and L. M. F. Chirovsky, 1 Gbit/s
- 
- 20. K. W. Goossen et al., Independence of absorption-linewidth prod-<br>uct to material system for multiple quantum wells with excitons 1995. from 850 nm to 1064 nm, *IEEE Phot. Tech. Lett.,* **5**: 1392–1394, 41. A. L. Lentine et al., Arrays of optoelectronic switching nodes com-
- modulators solder-bonded to silicon, *IEEE Phot.Tech. Lett.,* **5**: 42. A. V. Krishnamoorthy et al., Ring oscillators with optical and
- 22. A. C. Walker et al., Development of an optoelectronic parallel bonded to 0.8 micron CMOS, *Electron. Lett.,* **31**: 1917–1918, 1995. data sorter based on CMOS/InGaAs smart pixel arays, in *Optics*
- **BIBLIOGRAPHY** 23. K. W. Goossen et al., GaAs MQW modulators integrated with silicon CMOS, *IEEE Phot. Tech. Lett.,* **7**: 360–362, 1995.
	- 24. A. L. Lentine et al., High-speed optoelectronic VLSI switching chip with  $>$  4000 optical I/O based on flip-chip bonding of MQW ode array with preampifier for programmable frequency filters chip with  $>$  4000 optical I/O based on flip-chip bonding of MQW<br>and optical interconnects. IEEE Phot. Tech. Lett.. 9: 675–677. modulators and detectors to sili
- 2. S. Chandrasekhar et al., Investigation of crosstalk performance 25. A. V. Krishnamoorthy et al., 3-D integration of MQW modulators of eight-channel n-i-n/HBT OEIC photoreceiver array modules over active sub-micron CMOS *IEEE Phot. Tech. Lett.*, **8**: 682–684, 1996. receiver-transmitter circuit, *IEEE Phot. Tech. Lett.*, **7**: 1288–<br>1290. 1995.
- 1290, 1995.<br>4. J.S. Rieh et al. Monolithically integrated SiGe-Si PIN-HRT 26. A. V. Krishnamoorthy et al., Photonic page buffer based on GaAs 4. J.-S. Rieh et al., Monolithically integrated SiGe-Si PIN-HBT 26. A. V. Krishnamoorthy et al., Photonic page buffer based on GaAs front-end photoreceivers, IEEE Phot. Tech. Lett., 10: 415–417, MQW modulators bonded direc
	- *Proc. IEEE,* **72**: 850–866, 1984. circuits by epitaxy on electronics, *IEEE Phot.Tech. Lett.*, **9**: 607–<br> *809, 1997.*
	- *tors,* Semiconductor Industry Assoc., p. B2. 28. D. L. Mathine, R. Droopad, and G. N. Maracas, A vertical-cavity<br>I. D. Dev. and D. Bedfald, Electrocheamtin in comienductory. surface-emitting laser appliquéed to a 0.8-micr
		-
	- New York: Marcel Dekker, 1995, pp. 217–286. erances of GaAs-AlAs MQW modulators, *IEEE J. Quantum Elec-*
	- *Opt. Lett.*, **21**: 1384–1386, 1996.<br> *C* D Boyd et al. Multiple guantum well reflection modulator *Lett.*, **57**: 2583–2585, 1990.
- 11. M. Whitehead et al., Low voltage multiple quantum well reflection is a later using doping-selective electrodes with  $25^{\circ}$ C to  $95^{\circ}$ C option modulator with on off ratio greater than 100:1. *Electron* erating rang
	- *Lett.*, **25**: 984–985, 1989.<br> **23.** G. D. Boyd, L. M. F. Chirovsky, and R. A. Morgan, 33 ps optical<br> **28.** H. Vap. R. J. Simos, and J. A. Coldron, Floatrophoentive switching of symmetric self-electro-optic effect devices,
	- *IEEE Phot. Tech. Lett.*, **1**: 273–275, 1989. 34. G. D. Boyd et al., Wavelength dependence of saturation and ther-<br>T. *Worchesky et al.* Large arrays of spatial light modulators and effects in multiple-quantum well modulat
		-
- 15. A. Lentine et al., A 2 kbit array of symmetric self-electrooptic ogy: bistable logic gates to optoelectronic smart pixels, *IEEE J.*
- 16. D. A. B. Miller et al., Field-effect transistor self-electrooptic effect 37. T. K. Woodward et al., Operation of a fully integrated device: integrated photodiode quantum well modulator and GaAs-Al,GaAs<sub>1-r</sub> FET-SEED: A
- 17. L. A. D'Asaro et al., Batch fabrication and operation of GaAs- 38. G. D. Boyd et al., Mode-locked pulse operation of GaAs/AlGaAs AlGaAs field-effect transistor self-electro-optic effect device (FET-<br>SEED) smart pixel arrays *IEEE J. Quantum Electron* 29:670-<br>saturation considerations. Appl. Phys. Lett.. 65: 3108–3110. 1994.
- 18. K. W. Goossen et al., Monolithic integration of GaAs/AlGaAs mental sensitivity studies of diode-clamped FET-SEED smartmultiple quantum well modulators and silicon metal-oxide semi-<br>
pixel optical receivers, *IEEE J. Quantum Electron.*, **30**: 2319–<br>
conductor transistor *Proc.* QSA Topical Meeting Photonics Switch.<br>
2324–1994
- 19. Research Devices, Piscataway, NJ. operation and bit-error rate studies of FET-SEED diode-clamped<br>20. K. W. Goossen et al. Independence of absorption-linewidth production and bit-error rate studies of FET-SEED diode-cla
- 1993. prised of flip-chip bonded MQW modulators and detectors on silicon CMOS circuitry, *IEEE Phot. Tech. Lett.,* **8**: 221–223, 1996. 21. K. W. Goossen, J. E. Cunningham, and W. Y. Jan, GaAs 850 nm
	- 776–778, 1993. electrical readout based on hybrid GaAs MQW modulators
	- *in Computing,* vol. 8, 1997 OSA Tech. Dig. Series, Washington, VLSI circuits into the 21st century: A technology roadmap, *IEEE* DC: Optical Soc. Amer., 1997, pp. 149–151. *J. Selected Topics in Quantum Electronics,* **2** (1): 55–76, 1996.

**ORAL PRESENTATIONS 395**

- 44. A. V. Krishnamoorthy et al., Operation of a single-ended 550Mbit/s, 41fJ, Hybrid CMOS/MQW receiver, *Electron. Lett.,* **32**: 764–765, 1996.
- 45. T. K. Woodward et al., 1 Gb/s two-beam transimpedance smartpixel optical receivers made from hybrid GaAs MQW modulators bonded to 0.8m silicon CMOS, *IEEE Phot. Tech. Lett.,* **7**: 763– 765, 1995.
- 46. T. K. Woodward et al., Optical receivers for optoelectronic VLSI, *IEEE J. Selected Topics in Quantum Electronics (JSTQE),* **2**: 106– 115, 1996. [Special Issue on Smart Pixels]
- 47. T. K. Woodward et al., Modulator-driver circuits for optoelectronic VLSI, *IEEE Phot. Tech. Lett.,* **9**: 839–841, 1997.
- 48. T. J. Cloonan and G. W. Richards, *Terabit per second packet switching having distributed out-of-band control of circuit and packet switching communications,* US Patent number 5,537,403.

KEITH W. GOOSSEN ASHOK V. KRISHNAMOORTHY Lucent Technologies