**734 CAMAC**

# **CAMAC**

Computer automated measurement and control (CAMAC) is a standardized modular instrumentation and digital interface system. The CAMAC standard consists of mechanical, electrical, and logical specifications that define a method of electrically connecting a physical system to a computer for measurement and control. CAMAC was designed to be a data acquisition and control system for nuclear and elementary particle physics experiments. It was originally designed by physicists and engineers in 1968 and in many ways reflects the state of electronics and computers in that period. It is a tribute to the foresight of the designers that CAMAC is still in active use in universities and laboratories and remains a usable standard. It is found in research applications in many



The basic CAMAC unit is the module, which consists of a and control system. printed circuit board, a mechanical frame, and a front panel. The basic CAMAC command cycle is synchronous and  $1 \mu s$ The connection to the CAMAC dataway is via an 86-contact long. During the CAMAC cycle, up to 24 bits of data can be printed circuit edge connector. The module contains all of the transferred, a control function can be executed, or the status circuitry associated with the measurement or control function of a selected feature in the module can be tested. An oscilloand a simple interface to the CAMAC dataway. A typical scope record of a CAMAC dataway cycle is shown in Fig. 4. module is shown in Fig. 1. Hundreds of different modules At the start of a CAMAC command the crate controller have been designed for a wide range of functions, from high- asserts the (individual) N line for the module (or modules) to performance charge-integrating analog-to-digital converters be addressed, and it asserts the busy signal, function code, for physics experiments to stepping motor controllers for in- and subaddress on the dataway. The function code deterdustrial applications. A large part of the appeal of CAMAC is mines the behavior of the rest of the command. The subadthe ease with which a CAMAC module can be designed and dress selects a location in the module. If data is to be transconstructed for a special application. ferred to the module (a write command, function codes 16 to

ule stations. The first 24 are normal stations and the bus con- decodes the function and subaddress and asserts the response tains 8 power lines, 24 write data lines, 24 read data lines, on the appropriate dataway lines. The X bus line indicates and 19 control lines. The control lines include 9 encoded lines that the command is valid and has been accepted by the mod- [5 for the function and 4 for the subaddress (within the mod- ule. During read commands (function codes 0 to 7), the module)] and 2 timing signals (S1 and S2). The pin assignments ule places the data on the 24 read lines. During read comfor a normal station are shown in Table 1. The rightmost mands, the Q bus line (a general-purpose 1-bit response line) (25th) station on the dataway is the control station. Instead is usually used to indicate that the data are available and of the 48 data lines, there are two sets of 24 radial lines [24 valid. N (station number) lines and 24 L (look-at-me, or LAM) lines] When the S1 timing pulse is asserted (by the controller),

2, and the standard uses of these lines are shown in Table 3. Each pair of N and L lines connect to only one of the 24 normal stations. The module stations are addressed with the 24 N lines. Multiple N lines may be asserted simultaneously for broadcast operations. The 24 L lines are used by the module as an interrupt to request service from the controller. The CAMAC dataway was designed as a dedicated data acquisition and control bus, not as a general-purpose computer bus. There is no wide address bus for accessing memory, and there is no continuously running clock.

The module plugs into a chassis, called a crate, that provides mechanical support, electrical power, forced air cooling, and the CAMAC dataway. A full-size CAMAC crate fits in a standard 19 in. rack and holds 23 modules plus the doublewidth controller. A typical CAMAC crate is shown in Fig. 2. The crate dimensions allow NIM modules (Standard Nuclear Instrument Modules, United States Atomic Energy Commission report TID-20893, July 1964, and United States Department of Energy report DOE/ER-0457T, May 1990) to be installed with a power adapter that plugs into the CAMAC Figure 1. A typical single-width CAMAC module. The 86-contact da- dataway. A single width NIM module occupies two CAMAC taway connector is on the left. Above the dataway connector there is stations. Smaller crates are available for portable and benchanother edge connector in the free access area at the rear of the CA- top applications. The crate supplies  $\pm 24$  V ( $\pm 1\%$ ) and  $\pm 6$  V MAC crate. This area is available for any user-defined purpose.  $(\pm 2.5\%)$  dc power to the dataway. The crate may optionally (Courtesy of LeCroy Corporation and Highland Technology.)<br>
supply +12 V (+1%) and supplementary supply  $\pm 12$  V ( $\pm 1\%$ ) and supplementary  $\pm 6$  V ( $\pm 2.5\%$ ).

The CAMAC crate controller is a special module that occupies stations 24 and 25 (the two right-most stations) in the crate and connects the CAMAC dataway to the host computer other disciplines—for example, chemistry, biology, and medi- system, either directly or as part of a network of CAMAC cine. Although CAMAC is not often found on the factory floor, crates. A wide variety of crate controllers have been designed it is used in many industrial research and engineering test and built at laboratories and by commercial suppliers. Crate and data acquisition systems (for example, jet engine testing, controllers have been designed for many computers and buses automotive dynamometer test stands and military aircraft di- over the years, including the Digital Equipment Corporation agnostic test sets). CAMAC is a relatively simple, easy to use, PDP-11 (Unibus and Q-bus), Small Computer System Interyet powerful, modular system that is completely independent face (SCSI), General Purpose Interface Bus (GPIB), and of the host computer. CAMAC satisfies the need for a simple, Ethernet. A SCSI bus controller is shown in Fig. 3. Intelligent easy-to-use data acquisition system in laboratories all over crate controllers (incorporating microprocessors) can convert the world. a CAMAC crate into a complete stand-alone data acquisition

The CAMAC dataway is a parallel bus with up to 25 mod- 23), the data are placed on the 24 write lines. The module

that are not bused. The pin assignments are shown in Table all signals on the dataway must be in the correct state. The

## **736 CAMAC**





<sup>*a*</sup> The  $\pm 12$  V power supplies and the auxiliary  $\pm 6$  V supplies are optional, and may not be found in all crates.

module has decoded the command and placed any required **HISTORY OF CAMAC** response on the appropriate dataway lines. At S1 time, the controller accepts the data on the X and Q lines (and R lines CAMAC was actually designed by a committee. During the

for a read operation). The module accepts data on the W lines 1960s, computers began to be used in elementary particle and (for write commands) and performs any action (possibly irre- nuclear physics experiments. At that time, computers were versible) required by the function code and subaddress. The usually built with discrete components (transistors, diodes, S2 timing pulse occurs shortly after the S1 pulse and is used etc.) on small cards that plugged into wire-wrapped backto initiate actions that may change the signals (R or Q lines) planes. Logic signal voltage levels were not standardized, and on the dataway. After the S2 pulse, all dataway lines are re- neither were word lengths. The computers used for experileased and the CAMAC cycle is complete. ments came with 12-, 18-, 24-, or 36-bit words. Interfacing a The maximum rate of CAMAC command operations is 1 computer to an experiment was a difficult task, and there MHz. This corresponds to a maximum data transfer rate be- were no standard components that would easily plug totween the controller and a module of 3 Mbytes/s. gether. Nearly everything was a custom design, and not all

			#		#			
Individual patch contact	P1	P1	$\mathbf{1}$	$\ast$	$\overline{2}$	$\bf{B}$	<b>Busy</b>	Bus line
Individual patch contact	P <sub>2</sub>	P <sub>2</sub>	3	$\ast$	$\overline{4}$	F <sub>16</sub>	Function code	Bus line
Individual patch contact	P3	F8	5	$\ast$	6	F8	Function code	Bus line
Individual patch contact	P <sub>4</sub>	F <sub>4</sub>	7	$\ast$	8	F <sub>4</sub>	Function code	Bus line
Individual patch contact	P <sub>5</sub>	F2	9	$\ast$	10	F2	Function code	Bus line
Bus line	Command accepted	$\mathbf X$	11	$\ast$	12	F1	Function code	Bus line
Bus line	Inhibit	$\mathbf I$	13	$\ast$	14	A <sub>8</sub>	Subaddress	Bus line
Bus line	Clear	$\mathbf C$	15	$\ast$	16	A4	Subaddress	Bus line
Individual patch contact	P <sub>6</sub>	P <sub>6</sub>	17	$\ast$	18	A <sub>2</sub>	Subaddress	Bus line
Individual patch contact	P7	P7	19	$\ast$	20	A1	$\rm Subaddress$	Bus line
Bus line	Strobe 1	S1	21	$\ast$	22	Z	Initialize	Bus line
Bus line	Strobe 2	$\rm S2$	23	$\ast$	24	$\mathbf Q$	Response	Bus line
Individual line	24 Individual	L24	25	$\ast$	26	N <sub>24</sub>	24 Individual	Bus line
Individual line	Look-at-me	L23	27	$\ast$	28	N <sub>23</sub>	Station number	Individual line
Individual line	Lines	L22	29	$\ast$	30	N22	Lines	Individual line
Individual line		L21	31	$\ast$	32	N21		Individual line
Individual line		L20	33	$\ast$	34	N20		Individual line
Individual line	L1 connects to	L19	35	$\ast$	36	N <sub>19</sub>	N1 connects to	Individual line
Individual line	Station 1, etc.	L18	37	$\ast$	38	N <sub>18</sub>	Station 1, etc.	Individual line
Individual line		L17	39	$\ast$	40	N17		Individual line
Individual line		L16	41	$\ast$	42	N <sub>16</sub>		Individual line
Individual line		L15	43	$\ast$	44	N <sub>15</sub>		Individual line
Individual line		L14	45	$\ast$	46	N14		Individual line
Individual line		L13	47	$\ast$	48	N <sub>13</sub>		Individual line
Individual line		L12	49	$\ast$	50	N <sub>12</sub>		Individual line
Individual line		L11	51	$\ast$	52	N11		Individual line
Individual line		L10	53	$\ast$	54	N <sub>10</sub>		Individual line
Individual line		L9	55	$\ast$	56	N9		Individual line
Individual line		L8	57	$\ast$	58	N8		Individual line
Individual line		L7	59	$\ast$	60	N7		Individual line
Individual line		L <sub>6</sub>	61	$\ast$	62	N6		Individual line
Individual line		L <sub>5</sub>	63	$\ast$	64	N <sub>5</sub>		Individual line
Individual line		L4	65	$\ast$	66	N <sub>4</sub>		Individual line
Individual line		L <sub>3</sub>	67	$\ast$	68	N3		Individual line
Individual line		L <sub>2</sub>	69	$\ast$	70	${\rm N2}$		Individual line
Individual line		L1	71	$\ast$	72	N1		Individual line
Power bus line	$-12$ V dc	$-12$	73	$\ast$	74	$-24$	$-24$ V dc	Power bus line
Power bus line	Reserved [c]		75	$\ast$	76	$-6$	$-6$ V dc	Power bus line
Power bus line	Reserved [a]		77	$\ast$	78		Reserved [b]	Power bus line
Power bus line	Auxiliary $-6$ V supply	Y1	79	$\ast$	80	$\bf E$	Clean earth	Power bus line
Power bus line	$+12$ V dc	$+12$	81	$\ast$	82	$+24$	$+24$ V dc	Power bus line
Power bus line	Auxiliary $+6$ V supply	Y2	83	$\ast$	84	$+6$	$+6$ V dc	Power bus line
Power bus line	0 V (Power return)	0	85	$\ast$	86	$\overline{0}$	0 V (Power return)	Power bus line

**Table 2. Pin Assignments at the Control Station (25), Viewed from Front of Crate***<sup>a</sup>*

*a* The  $\pm 12$  V power supplies and the auxiliary  $\pm 6$  V supplies are optional, and may not be found in all crates.

periment was a tangle of cables between the computer and volume required for individual units, while increased reliability<br>the detectors. Peliphility was not elways schiewed makes it possible to envisage more complex assem

pendent from the choice of computer. In 1969 the European Standards on Nuclear Electronics (ESONE) committee issued This first report specified the logical, mechanical, and electri-<br>a report (EUR 4100e) describing a modular system of instru- cal details of the module, the dataway mentation that incorporated a digital data and control high- the parallel branch highway system way. To quote from the introduction to that report  $(1)$ : ler were specified by EUR 4600e. way. To quote from the introduction to that report  $(1)$ :

researchers followed good engineering practices. A typical ex-<br>new time the use of integrated circuit elements has reduced the<br>neriment was a tangle of cables between the computer and<br>volume required for individual units, the detectors. Reliability was not always achieved.<br>
Recognizing these problems, the scientists and engineers<br>
at many of the European laboratories and research institutes<br>
collaborated on a solution in which most of the s

a report (EUR 4100e) describing a modular system of instru- cal details of the module, the dataway, and the crate. In 1970<br>mentation that incorporated a digital data and control high- the parallel branch highway system and

The ESONE reports were endorsed by the US Atomic En-The increasing demand for data processing has generated a need ergy Commission (AEC) Nuclear Instrumentation Modules for a modular system which communicates efficiently and in a (NIM) Committee in March 1970, and the development of CAstandardized manner with a digital controller or computer. At the MAC became a collaboration between Europe and the United

## **738 CAMAC**



# **Table 3. Standard CAMAC Dataway Usage**

25876, and TID-25877.

changed very little since 1969. In 1971 the originally reserved X bus line was defined as the command-accepted signal. In **Signal Standards on the CAMAC Dataway**



States. The description of CAMAC, with minor changes and 1979 three rarely used optional power lines—the alternatingcorrections, was issued as AEC reports TID-25875, TID- current (ac) power line connection, ACL and ACN, and the 200 V line (intended for neon indicator lamps)—were re-The CAMAC Serial Highway was specified in 1973. The moved from the dataway for safety reasons (these lines are serial highway allowed CAMAC to be used for large distrib- now called reserved a, b, and c). By 1982 the two reserved uted data acquisition and control systems. Specifications for power lines, Y1 and Y2, were defined as optional supplemenanalog signals and a CAMAC computer language, IML, were tary  $\pm 6$  V power lines. Since 1982 there have been no changes added in 1974 and 1975. CAMAC joined the IEEE in 1975 as to the CAMAC module and dataway specifications. As a re-IEEE Std 583-1975. The IEEE CAMAC standards are still sult, most CAMAC modules are still usable today (even those active, having been reaffirmed several times, most recently designed and built to the original specifications in 1969). A in 1994. CAMAC crate from 1969 would also be usable, if the optional The CAMAC module and dataway specifications have power lines had not been implemented (or were removed).

The signals on the CAMAC dataway are compatible with ordinary TTL (or HCT) receivers. All signals are driven with open collector drivers, rather than TTL totem pole drivers. The logic is negative; that is, logic 1 corresponds to the driver sinking current to ground (the voltage on the dataway is less than 0.5 V). Logic 0 corresponds to the driver off. Each signal line has a pull-up current source (typically a resistor to  $+5$  V located in the controller) which causes logic 0 on the dataway to be between 3.5 V and 5.5 V. A voltage less than 0.8 V is detected by the receiving module as a logic 1, and a signal between  $2 \text{ V}$  and  $5.5 \text{ V}$  is detected as a logic 0.

A full CAMAC crate contains 24 module stations and a control station. The loading allowed also corresponds to ordinary TTL. Each module that receives a signal may supply up to 1.6 mA (one ordinary TTL load) when the bus is at logic 1, **Figure 2.** An empty full-size rack mount CAMAC crate with 25 module stations. The dataway connectors and the free space above the and it may supply up to  $100 \mu A$  when the bus is at logic 0. dataway are clearly visible. (Courtesy of Kinetic Systems Corpo- The controller must supply the logic 1 current to 24 modules ration.) (38.4 mA) for the lines that are received by all modules (the

computer-specific driver module provides the interface be- control lines and the write lines). A module need supply only tween the CAMAC highway and the host system. This inter- 16 mA on those lines that it drives, since the only loads are face module can connect directly to the host computer by its the controller and any auxiliary controllers. Although modern internal bus (such as Unibus, PCI, or ISA bus) or be a part of HCT circuits are compatible and have much lower input cur- another network or bus system, such as SCSI or VME. rent requirements, the designer should assume that all other The parallel branch highway system uses a 132-contact pin modules in the crate use ordinary TTL receivers. and socket connector and 66 twisted pair transmission lines All dataway lines are driven with intrinsic OR (open collec- (each signal has its own ground return line, but the signal tor) drivers. This allows signals to be wire-OR'ed on the data- itself is single-ended). As many as seven CAMAC crates can



Figure 4. An oscilloscope recording of a CAMAC operation on the<br>dataway. Ch1 is the busy line, indicating an operation in progress.<br>The other control lines (N line, Function Code and Subaddress) are<br>similar to the busy li and S2. Ch4 is a data line, which is valid during S1 and allowed to<br>return to logic 0 at S2. The horizontal scale is 200 ns per division. specified for the branch highway. The type A-2 controller adds The CAMAC dataway uses negative logic, a high signal is logic 0 and an arbitration protocol that allows multiple controllers to a low signal is logic 1. Share a CAMAC dataway.

way and avoids potentially damaging bus conflicts. When CA-MAC was designed, there were no tristate driver integrated circuits, and open collector drivers are a simple method of driving a shared bus. The rise time and the fall time of the signals are not the same. The signal rise time (logic 1 to logic 0) on the dataway is proportional to the pull-up resistance and the capacitive load (of the dataway and the modules) and can be as long as 250 ns (*RC* time constant). The fall time is much less but is required to be at least 10 ns to minimize noise and crosstalk on the dataway.

Open collector bus drivers are becoming obsolete and may not be easy to obtain in the future. Some CAMAC designers are using TTL totem pole or CMOS tristate drivers to achieve higher density and lower power. This is not a recommended practice, since transient bus conflicts will inevitably occur and the system behavior may not be predictable. The preferred alternative is to use a complex programmable logic device (CPLD). These are available from several manufacturers and can readily emulate open collector drivers (the output drivers must have individual output enables).

# **CRATE CONTROLLERS**

The crate controller is the link between the CAMAC dataway and the host system. It occupies two module positions, usually station 24 and 25. Station 24 provides access to the data lines, and station 25 provides access to the N and L lines. The crate controller can connect directly to the host computer or computer network (such as GPIB or Ethernet); or it can connect Figure 3. A CAMAC crate controller. This particular model connects indirectly, through a network of CAMAC crates. The CAMAC to the host computer via the SCSI bus. (Courtesy of Jorway Corporable 10) standard defines two suc to be independent from the choice of host computer system. A

> share a parallel branch highway. The cable is daisy-chained from crate to crate and is terminated at both ends. The total cable length is limited to about 30 m by signal loss considerations.

> During a branch highway operation the BTA timing signal from the branch driver and the seven crate response lines (BTB1-7) are interlocked and determine the time of the S1 and S2 dataway pulses in the addressed CAMAC crate(s). This is an asynchronous protocol, and the length of the CA-MAC cycle depends on the branch driver, the crate controller,



**Figure 5.** The CAMAC Serial Highway command and reply byte sequence for a Write operation.

tor to implement either a byte serial or bit serial synchronous can be used to extend a serial highway loop as far as required. system. The byte serial system uses RS-422 differential signals on a nine-pair cable, an 8-bit byte, and a clock. The bit serial system uses only two wire pairs, data and clock, and **AUXILIARY CRATE CONTROLLERS** employs start and stop bits to separate the bytes in the stream. The clock can be any speed required, up to 5 MHz. More than one controller may be installed in a CAMAC crate As many as 62 CAMAC crates are organized in a unidirec- (IEEE Std 675, Multiple Controllers in a CAMAC Crate). tional loop topology, which passes through each connected Sharing control of the dataway is achieved with a 40-conduc-CAMAC crate. Command messages are sent around the loop tor auxiliary control bus (ACB) located at the rear of each by the serial driver as multibyte frames that contain a suffi- controller. The primary controller (located in stations 24 and cient number of space bytes to allow time for the addressed 25) is the only controller with access to the N lines and the L crate to execute the CAMAC cycle and space to insert the lines on the dataway. The primary controller retransmits the reply message in the byte stream. When the command mes- 24 dataway L lines on the ACB (making them available to all sage completes the trip around the loop and returns to the auxiliary controllers) and receives an encoded N signal from driver, it has been truncated and is followed by the reply mes- the auxiliary controller. The primary controller must drive sage that contains the X and Q responses and the data (for the N lines with the encoded N signal whenever it does not read commands). This byte sequence is shown in Fig. 5 for a have control of the dataway. An auxiliary crate controller can write command. In the absence of a command, wait bytes are be a single-width module since it does not require direct accontinuously sent around the loop by the driver to maintain cess to the control station. message synchronism and allow LAM messages to be inserted Arbitration among the multiple controllers in a crate is in the byte stream by CAMAC crates requiring service. The provided by two different access mechanisms, request/grant serial highway protocol contains error detection and recovery (R/G) and auxiliary controller lockout (ACL). In the R/G procedures and is quite robust. The asynchronous loop topol- method, the controller requesting control

The crate controller itself is addressed by normal CAMAC ogy (with synchronous messages) places no limit on the length commands and otherwise unused station numbers. There is a of cables or the time delay for a message to traverse the loop. station number register (SNR) at station 30, subaddress 8, The serial highway system is not limited to RS-422 data which allows addressing several selected stations simultane- transmission. Adapters can be used to employ any available ously, by addressing the command to station 24. Several other transmission medium. If fiber-optic adapters and cables are standard features are accessed at stations 28 and 30. used, the practical limit extends to several kilometers be-The serial highway interface system uses a 25-pin connec- tween crates. Telephone lines (with modems) or the Internet

method, the controller requesting control asserts the request

bus line in the ACB. This signal becomes the grant-in to the used to read a long sequence of registers (such as scalers or controller with the highest priority and then passes through digital input registers) from an entire CAMAC crate. a grant-out grant-in priority chain to all other controllers. If For the serial highway system a special enhanced serial two controllers request access simultaneously, the highest- block transfer method (originally developed by KineticSyspriority (earliest in the chain) controller receives access first. tems Corp.) is available from several manufacturers. This The controller that gains access asserts the request inhibit method expands the data portion of the command/reply serial signal on the ACB and proceeds with CAMAC operations. message so that multiple CAMAC cycles can be executed dur-When the operations are complete, the request inhibit is re-<br>moved and all controllers requesting control arbitrate again. byte stream is expanded by 5 bytes for each extra dataway moved and all controllers requesting control arbitrate again. byte stream is expanded by 5 bytes for each extra dataway<br>There is no time limit for releasing control of the dataway. A cycle, This enhanced method allows read controller may elect to maintain control for several dataway serial highway at a data rate up to 3 Mbytes/s. cycles or to relinquish control after each cycle. This mechanism works well for any number of controllers, as long as they can tolerate a variable delay between the request and the **THE FUTURE OF CAMAC** grant of access.

The ACL arbitration method is used when a controller can-<br>not tolerate variable access delays or otherwise requires im-<br>to be a high-speed system. By today's standards, CAMAC is not tolerate variable access delays or otherwise requires im-<br>mediate access to the dataway. Note that only one controller quite slow but the maximum transfer rate of 3 Mbytes's is

The CAMAC dataway protocol provides only a single CAMAC FASTCAMAC timing example is shown in Fig. 6.<br>
operation Block transfers are implemented in the controller Although FASTCAMAC is more complicated and will be operation. Block transfers are implemented in the controller,<br>or in the bost software as a sequence of single CAMAC operationization initially more difficult to design and use, the reward is approor in the host software, as a sequence of single CAMAC opera- initially more difficult to design and use, the reward is appro-<br>tions. Several block transfer modes are described in IEEE Std. priate for the effort involved. tions. Several block transfer modes are described in IEEE Std priate for the effort involved. The FASTCAMAC standard is<br>683. Many combinations of address sequencing, data synchro- organized in two levels, with several opti 683. Many combinations of address sequencing, data synchronizing, and termination mode are possible. For example, the wide range of performance to be realized, with a correspond-Q-stop mode allows reading variable (and unknown) length ing range of implementation effort required. data blocks from a single address (station number and subad-<br>The most basic level of FASTCAMAC simply adds multiple dress). The  $Q = 1$  response indicates that valid data were S1 pulses, transferring data on each pulse, without increasing transferred, and  $Q = 0$  indicates that the transfer has com- dataway speed or replacing dataway drivers. This simple pleted. Another useful mode is the address scan. The subad- change increases the maximum data transfer rate to 7.5 dress is incremented after each transfer. When  $Q = 0$  is de- Mbytes/s, an increase of 2.5 times over normal CAMAC. The tected (or when the subaddress rolls over), the station number effort to achieve this is minimal, and many existing CAMAC is incremented and the subaddress is set to zero. This can be modules have been modified to operate with this basic FAST-

cycle. This enhanced method allows reads and writes over the

mediate access to the dataway. Note the<br>another and in a crate can use the AGL method. All other controllers must<br> $^{\circ}$  still adequate for many applications, and CAMAC is still through the RG method. If and<br>priority that

dressing and closing phases are not changed, and they are compatible with normal CAMAC. The net effect is to replace **BLOCK TRANSFERS** the single data transfer with a high-speed block transfer. A



CAMAC protocol with only a few wire changes or reprogram-

normal CAMAC), the dataway is operated as a 48-bit bidirectional bus, transferring data on both edges of a sequence of *Reading List* 100 ns wide S1 pulses. This requires improved dataway drivers and substantial logical changes from normal CAMAC. EUR 4600e, CAMAC, *Organization of Multi-Crate System,* November This is not a simple modification, but it is easily implemented 1970, ESONE Committee. with modern programmable logic. FASTCAMAC is compati- TID-25876 CAMAC, *Organization of Multi-Crate System,* United ble with normal CAMAC, and FASTCAMAC modules will op-<br>States Atomic Energy Commission, March 1972. erate in a normal CAMAC crate. TID-25875 CAMAC, *A Modular Instrumentation System for Data*

fication of the extension can be found on the Internet at TID-25877 *Supplementary Information on CAMAC Instrumentation* http://www.yale.edu/fastcamac/. *System,* United States Atomic Energy Commission, December

The simplicity of the protocol is a major advantage that CA-<br>MAC enjoys over newer modular bus standards. It is rela-<br>tively easy to design and build a CAMAC module for a special<br>application. In the 1970s, a complete CAMA plemented in one complex programmable logic device (CPLD).<br>CAMAC modules do not rapidly become obsolete, but often *tem;* 675-1982 *IEEE Standard Multiple Controllers in a CAMAC*<br>have a long useful life. A data acquisition an application is easily assembled from standard CAMAC *in CAMAC Systems;* 726-1982 *IEEE Standard Real-Time Basic for* modules, crates, and controllers and perhaps one or two spe- *CAMAC;* 758-1979 *IEEE Standard Subroutines for CAMAC.* cial CAMAC modules. These are the features of CAMAC that have kept CAMAC in constant use in universities, labora-<br>
tories and industry for the past 30 years<br>
Sale University tories, and industry for the past 30 years.

The two CAMAC network standards, the parallel branch TIM RADWAY highway and the serial highway, were designed before the  $Jorway$  Corporation wide use of computer networks. Until very recently, they have RICHARD SUMNER been much faster (and simpler) than most computer network SV Systems LLC

systems. With the advent of low-cost, high-speed local area networks (LANs) such as Gigabit Ethernet and FireWire, the situation is changing and these standards are becoming obsolete. The concept of a dedicated interface between CAMAC and a specific computer is also obsolete, and we expect the future to bring more CAMAC connectivity to standard LAN architectures. Coupling the basic simplicity of CAMAC with standard high-speed LANs will make CAMAC easier to use with modern computing systems. The addition of FASTCA-MAC to the protocol will ensure that CAMAC will be able to meet the demands of future experiments for many years to come.

There are several commercial manufacturers of CAMAC, some of which have been making CAMAC equipment since 1969. A search of the World Wide Web with the keyword CA-MAC will find the current suppliers and many of the users of CAMAC. The CERN (www.cern.ch) and FERMILAB (www.fnal.gov) on-line library catalogues contain many CA-MAC documents and articles. There have been many published articles on CAMAC, primarily in *Nuclear Instruments* 0 1 Microseconds *and Methods,* the *IEEE Transactions on Nuclear Science,* and **Figure 6.** A FASTCAMAC basic Level 1 READ operation. Two data the *Proceedings of the Annual IEEE Nuclear Science Symposia.* words are transferred, and the extended CAMAC command termi-<br>net IEEE standards are the best resource for designers of<br> $CAMAC$  command CAMAC equipment.

## **BIBLIOGRAPHY**

ming a programmable logic device. 1. EUR 4100e, CAMAC, *A Modular Instrumentation System for Data* At the upper extreme, 60 Mbytes/s (20 times faster than *Handling,* March 1969, ESONE Committee.

- 
- 
- The latest FASTCAMAC information and a complete speci- *Handling,* United States Atomic Energy Commission, July 1972.
	- 1972.
- TID-26488 *CAMAC Serial System Organization,* United States Atomic **SUMMARY** Energy Commission, December 1973.
	-
	-
	- Crate; 683-1976 *IEEE Recommended Practice for Block Transfers*