

programmable hardware and interconnect to enhance the hardware. capabilities of traditional computing systems. The concept and power of configurable computing have been recognized and explored by many researchers for over a decade. Never-
theless, there is compelling evidence that recent advances in expressions and configurable computing in general.
this area may impact the very foundation of moder posed by the fixed hardware structure of current processor ar-

Programming such powerful processing engines requires new types of compilers that can be integrated with conven- The FPGA was introduced in 1986 for designers requiring a tional compiler technology. These new compilers must be ca- solution that bridged the gap between programmable array pable of profiling applications and selecting a set of hardware logic (PAL) and application-specific integrated circuits configurations and library routines that best accelerate the (ASIC). In the late 1980s and early 1990s independent reapplications subject to certain restrictions on the utilization searchers throughout the world started demonstrating that of system resources. Ultimately, such compilers may evolve computationally intensive software algorithms can be transthe capability of automatically generating instruction sets, posed directly into FPGAs for extreme performance gain. This hardware configurations, and correct code sequences for continuing research and a growing commercial sector use of transformable processors starting with high-level language FPGAs have spawned numerous developments in the area of programs or specifications of the application. This type of high-performance computing. compiler-architecture interaction is illustrated in Fig. 1. The term *configurable* (or *transformable*) *computing* refers

ble computing trends and technologies. We will start by re- ble custom-computing machines to adapt quickly to varying viewing the technology that harnessed and motivated the algorithm and operating conditions under the control of a host rapid evolution of configurable computing, namely run-time processor. Transformable computers are those machines that field-programmable gate arrays (FPGA). We then review ear- use the reconfigurable aspects of FPGAs to implement an allier work on FPGA-based transformable coprocessors and fi- gorithm. The current state of development regarding the use

CONFIGURABLE COMPUTING Figure 1. A configurable computing system with an advanced compiler that automatically generates machine code for the instruction-Configurable computing refers to the process of employing re-
set processor and circuit configurations for the reconfigurable

FPGA-BASED CONFIGURABLE COMPUTING

This article presents an overview and survey of configura- to the process of dynamically reconfiguring field-programma-

the potential of this technology. Many computers have been machine instructions. On the other hand, an ASIC is a specialdesigned using FPGAs to accelerate the prototyping process, ized, self-contained system that reads data operands from an and several computer systems use FPGAs in place of custom external memory and performs a sequence of dedicated func-

memory-(SRAM) based FPGAs provides a very flexible plat- number of functions. Additionally, the ASIC I/O is strictly taiform for implementing new types of coprocessor systems lored to specific data formats. The ASIC controller is contained whose architecture can be *transformed*, or reconfigured, dur- within the chip so that the ASIC can be controlled by very few ing run time, to realize different types of functions. The external control signals that specify the type of function to be coprocessor is normally attached to the bus of a host system performed and some information about the interface and data running high-level software. Alternatively, the reconfigurable formats. By contrast, FPGAs have reprogrammable hardware. coprocessor can be integrated with the microprocessor on the An FPGA is normally interfaced to two types of memories: a same chip, thus eliminating the bus and I/O interface bottle- data memory and a configuration memory. The configuration necks. In a multitasking environment, a program executing memory contains several hardware configuration files that are on the host processor can allocate tasks dynamically to the loaded into the FPGA according to the task flow specified by the transformable coprocessor. Reconfigurable computer systems application. The configuration files can specify either control are normally characterized by a high level of hardware con- circuits or computation (data-path) slices. In other words, the currency and flexible routing channels that interconnect FPGA imports both its *control function* specification and its hardware modules. Therefore, time-consuming computational *data-path setup* from the configuration memory, thus offering a ''loops'' are offloaded from the host processor and allocated to very flexible reconfigurable hardware platform for implementthe FPGA-based coprocessor, which employs optimized pro- ing specialized systems. However, the flexibility of FPGAs grammable hardware to execute these tasks. Because large comes at the cost of smaller gate capacity and slower hardware programs involve multiple tasks that are executed in a given speeds as compared with equivalent ASIC chips. order, the FPGA-based coprocessor needs to be reconfigured Figures 3 through 5 compare the mapping and execution to implement the hardware blocks required for executing the of the same sequence of tasks on a hypothetical ASIC and present task only. The frequency of coprocessor reconfigura- a hypothetical FPGA. Figure 3 shows the relative hardware tion depends on a number of factors including the size of resources required for implementing each task, as well as the hardware blocks, reconfiguration loading time, speed of the relative execution times. Several points of difference can be host-coprocessor interface, and other application-specific observed by studying Figs. 4 and 5. Here, an application refactors. quires the execution of three types of tasks, labeled A, B, and

ceived a major endorsement in 1996 with the announcement tion B1, B2, B3, is used to indicate different instances of actiof a Defense Advanced Research Program Agency (DARPA) vating the same task (B) on different sets of data. Similar funded program called Adaptive Computing. Whether it be notation is used for tasks A and C. It is assumed that the adaptive, chameleon, or reconfigurable, growing interest in hardware resources of the ASIC are capable of executing two utilizing FPGAs in computing systems furthers the probabil- instances of each of the A, B, and C tasks simultaneously. ity that transformable computers are the next frontier in com- The FPGA is assumed to be much more resource-limited and

with fine-grained parallel (systolic) computation in mind. instances of task C, two instances of task A, or one instance Other systems have different design goals. The P4 Virtual of task A with task C. Finally it is assumed that any of the Computer, developed in 1987, was designed as a vector style tasks requires the same execution time on either the FPGA numeric processor (10). The DVC, from Virtual Computer or the ASIC. Figure 4 shows the ASIC and FPGA schedules Corporation (US), was designed to perform mostly symbolic for executing the different tasks. Figure 5 shows the various processing. Other forms utilize FPGAs as high-speed commu- stages of task execution on the ASIC versus that of the FPGA. nications agents as in ArMen, designed by researchers at Uni- Note that the ASIC operation involves activating one or more versite de Bretagne Occidentale (France). ArMen is a hybrid dedicated hardware blocks at a time. In the FPGA, only the system consisting of linear asynchronous transputers. In this circuit configurations of current active tasks are loaded into system, FPGAs are used to configure high-speed systolic com- the FPGA. The schedules of Fig. 4 show that, despite its limmunications agents between processors achieving improve- ited hardware resources, the overall FPGA execution time is ment in data processing in excess of two orders of magnitude not much longer than that of the ASIC. Observe that the over conventional software methods (11). FPGA schedule (Fig. 4) does not show the FPGA configuration

In many respects, FPGAs are attempting to provide an alter on the order of a few microseconds. native to ASICs in providing highly customized fast hardware Current FPGAs consist of an array of uncommitted (but for specific applications that cannot be handled adequately by field-programmable) logic blocks and programmable intercona traditional microprocessor. Figure 2 contrasts three types of nect resources. Although many different types of FPGAs are systems based on FPGAs, ASICs, and microprocessors. The mi- currently available, only static random access memory croprocessor is a general-purpose computing machine. It imple- (SRAM)–based reprogrammable FPGAs provide a true imple-

of FPGA devices and the systems developed is a testament to ments different functions by means of changing a sequence of ASICs as a standard design practice. the standard control tions on the data before producing a result. The ASIC hardware The dynamic reconfigurability of static random access is fixed and highly specialized to execute a single or a limited

This new use for reconfigurable logic device technology re- C, according to the task flow graph given in Fig. 4. The notaputer architecture evolution. is capable of executing a single instance of task B (i.e., imple-Many contemporary transformable computers are designed menting task B consumes most of the FPGA hardware), two time during task swapping. However, the ratio of configura-**FPGAs for Reconfigurable Computing** the station time to execution time is relatively small for most non-
trivial tasks. Also, modern FPGAs have configuration times

ASIC sequence FPGA sequence

mentation technology for reconfigurable computers. Prime exception and galobal since that flexibly implements local and global
based FPGAs (12,13), AT&T's ORCA series (14), and the more terms in the XC6200 FPGA is well sui

nents of this FPGA are configurable logic blocks (CLBs), in- be implemented using programmable logic resources in the put-output blocks (IOBs), and switch matrix blocks (SMBs). FPGA, and that may consume a significant portion of the All these structures are connected by wire segments of vary- FPGA resources. More importantly, the XC6200 interface proing lengths, as shown in Fig. 7. Xilinx uses complementary vides high-speed access to all internal registers in the logic metal oxide semiconductor (CMOS) SRAM technology to store cells, that is, any register can be mapped into the memory the programming information for the FPGA. SRAM cells dis- address space of the host processor, allowing fast data transtributed around the FPGA are used to program specific func- fers using simple hardware. In general, internal FPGA architions in the CLBs and define the interconnectivity among the tectures are not always optimized for the data-path algo-CLBs through the switch matrices. After powering up the rithms typical of coprocessing applications. The XC6200 FPGA circuits, "bit files" carrying configuration information FPGA is one of the first commercial products to address this are loaded into the SRAM cells. For this purpose the SRAM problem effectively. In the following, we take a more detailed cells sprinkled around the FPGA chip are linked into a long look at the XC6200 architecture, emphasizing its role as a shift register, and loading configuration bit files is done by transformable coprocessor.

shifting in strings of zeros and ones through I/O pins. The Xilinx technology is characterized by fast reprogrammability. The functionality of the FPGA can be altered dynamically by shifting in new configuration files.

The FPGA logic and interconnect can be programmed by loading the proper bit values in the SRAM control bits. SRAM bit control is achieved by using two different techniques. The first technique is used to set up the appropriate bits for building programmable lookup tables, which are used to realize logic functions on input data. The second technique uses SRAM bits to control multiplexing or demultiplexing logic and pass transistor circuits like those shown in Fig. 8. Figure 9 shows the pass transistor circuit for a reconfigurable interconnect switch, and Fig. 10 shows a 4×4 SMB realization using 16 copies of the switch of Fig. 9.

The P4 Virtual Computer system (10), SPLASH (6,11), and PAM $(4,15)$, are a few configurable computing systems implemented with Xilinx FPGAs. The Virtual Computer P4 system uses over 50 of the XC4010 chips placed on a single board with additional ICUBE field-programmable interconnect devices to provide wide communication paths among the FPGAs. The overall system contains over 520,000 gates, making it one of the largest reconfigurable systems to be built up until the early 1990s. The DVC transformable coprocessor from Virtual Computer Corporation is another system based on a single XC4013 FPGA with additional memory. The DVC board is designed for interfacing with the SBUS of a Sun SPARC workstation.

The Xilinx XC6200 FPGA

Figure 5. Task activation on an ASIC, and task reconfiguration on
an FPGA generations in several aspects, including,
technology, logic-block granularity, and areas of application
freed aspects, including,
technology, logic (13). The XC6200 family is based on a fine-grained (sea-of-

The Xilinx XC4000 FPGAs built-in interface distinguishes the XC6200 family from previ-
ous generations of FPGAs (such as the XC4000 series). In the The XC4000 structure is shown in Fig. 6. The major compo- XC4000 series, the interface to the main processor bus must

Figure 6. The Xilinx XC4000 FPGA structure (CLB denotes a configurable logic block; IOB an input/output block, and S a switch matrix block).

simple function units and abundant hierarchical routing in- ing resources. Each of the basic cells consists of a function terconnect resources. The XC6200 FPGA is arranged as a hi- unit as well as a reconfigurable switch capable of realizing erarchy of *cells*, blocks of cells, blocks of blocks of cells, etc., any interconnection pattern among the cell ports. The dewith each level in the hierarchy having its own routing re- tailed structure of a cell is shown in Fig. 12. Two sets of input sources. At the lowest level of the hierarchy, neighbor-con- multiplexers are used to connect a cell to its four nearestnected cells are grouped into blocks of size 4×4 cells. At the neighbor cells and to the adjacent 4×4 blocks. The inputs next level of the hierarchy, 16 of the 4×4 blocks are grouped from nearest-neighbor cells are labeled N, S, E, and W, correin a 4×4 array to form a 16×16 block, as shown in Fig. 11. sponding to neighbor cells, respectively, to the north, south, In the XC6216 FPGA, the 16×16 blocks are grouped in a east, and west of the cell shown. Inputs from cells connected 4×4 array to form a 64 \times 64 block of logic cells. At each to the shown cell by length-4 wires are labeled N4, S4, E4, level of the hierarchy, blocks are interconnected by wires of and W4. Inputs from cells connected by wires of length 16, or appropriate length. The XC6200 FPGA employs wires of even length 64, are also available as inputs. However, such

XC4000 FPGA to realize local and global interconnections among

XC6200 Architecture. The XC6200 FPGA is equipped with \times 64 block. Thus, each level of the hierarchy has its own routlength 1 (cell), length 4, length 16, and chip length for the 64 inputs are not shown in Fig. 12 to maintain clarity. The *Magic* output in each cell provides an additional routing resource but is not always available for routing. The role of Magic outputs will be explained in more detail below. The function unit shown in the center of the cell of Fig. 12 is implemented using the logic circuit of Fig. 13. Clock and clear functions are required for the correct operation of the D flip flop in the function unit. Despite its simplicity, a function unit is capable of realizing over 50 distinct logic functions.

To support hierarchical routing resources in the XC6200 FPGA, additional *boundary switches* are provided around the periphery of larger blocks of cells. Figure 14 shows how boundary switches are placed around a 4×4 block. A cell's Magic output is routed to two distinct boundary switches. The **Figure 7.** Wire segments of different lengths are available in the Magic wire can be driven by one N, S, E, or W input from an XC4000 FPGA to realize local and global interconnections among adjacent cell or from the N4, S CLBs. over the cell. The Magic output is particularly useful for mak-

Figure 8. Pass-transistor switch controlled by a RAM configuration bit, $NMOS = n$ -channel metal oxide semiconductor; PMOS $=$ *p*-channel metal oxide semiconductor.

be interconnected by closing one or more of the transistor switches (T1–T6) as shown in the example configurations. processor-compatible features such as the following.

ing large buses turn around corners, as illustrated in Fig. 14. fore some IOBs will remain padless. The XC6200 FPGA incor-It is also useful for allowing the cell outputs to jump to the porates a powerful I/O feature in that every IOB can route boundary switches of a 4×4 block and onto longer wires to either a cell-array signal or a control logic signal to and from other 4×4 blocks. the device pin. This implies that all control signals can be routed into the cell array and incorporated in user designs. By **I/O Architecture of the XC6200 FPGA.** The XC6200 FPGA the same token, user logic outputs can be used in the XC6200 employs user-configurable input/output blocks (IOBs) to pro- internal control circuits. For example, a user-generated signal vide the necessary interface between external package pins can be used to drive the internal chip-select (CS) signal rather
and the internal logic circuits. Basically one IOB is provided than the CS pin on the package. Fig and the internal logic circuits. Basically one IOB is provided than the CS pin on the package. Figure 15 shows how the for every cell position around the array border. For example, interface circuitry between an XC6216 FPG for every cell position around the array border. For example, interface circuitry between an XC6216 FPGA and a micropro-
64 IOBs are provided along each of the four borders of a $64 \times$ cessor can actually be placed within 64 IOBs are provided along each of the four borders of a $64 \times$ cessor can actually be placed within the FPGA. This greatly 64 block of cells. However, the number of IOBs is larger than simplifies board design by eliminat 64 block of cells. However, the number of IOBs is larger than simplifies board design by eliminating the need for interface the number of I/O pads available for the package, and there- "glue" logic circuitry permally impl "glue" logic circuitry normally implemented by additional logic-array packages.

> **The XC6200 FPGA as a Transformable Coprocessor.** Several flexible and fast reconfiguration capabilities of the XC6200 FPGA make it suitable for realizing the concept of a transformable coprocessor. As a part, the XC6200 FPGA can be used as a microprocessor peripheral or as an application-specific device. When used as a microprocessor peripheral, the XC6200 interface contains the same data, address, and control signals as a conventional SRAM device. When used as an application-specific device, the XC6200 FPGA may require only user-defined I/O signals. The block diagram of Fig. 16 presents the cell array and I/O layout for the XC6216 part. Larger arrays can be constructed by tiling several XC6200 parts together. In some cases data and address buses may have to be used on every part of the large array. In the XC6200 FPGA, the control signals use every other IOB, leaving evenly distributed IOBs for interconnecting adjacent XC6200 chips.

If the XC6200 FPGA is to be used as a transformable Figure 9. A four-port reconfigurable switch—the key element of any
reconfigurable interconnect. Any subset of ports $(N, S, E, and W)$ can interact with the design running on the FPGA.
be interconnected by closing one or more of

Figure 10. A simple switch matrix block (SMB), like that used in the XC4000 FPGA, can be configured to realize a large number of interconnections among its ports. The connected groups of ports are (W1,S4), (E1,N4), (W2,N3,S3), (W3,E3), (W4,N1,S1).

- Direct processor read and write access to all internal reg- highly optimized custom hardware configurations for specific
- the various registers within an $XC6200$ design appear configuration memory of the FPGA appears within the processor memory map. Therefore portions of the XC6200 FPGA can be configured under the control of the **DYNAMICALLY PROGRAMMED GATE ARRAYS AND** host processor. **MULTICONTEXT FPGAs**

The features just noted demonstrate how the XC6200 family One problem with current FPGA architectures is the speed of accepted concept. First, it is still time consuming to develop ation of loading configuration bit files from off-chip memory.

isters in the FPGA with no logic overhead, and support applications. Second, the process of deciding on how to partifor 8-, 16-, or 32-bit data bus width. The XC6200 FPGA tion task executions between the host and the coprocessor is offers a flexible mechanism for mapping all the possible mostly ad hoc and based on the user experience. The former cell outputs from a column (in the cell array) onto the problem is likely to become less serious as predefined device 8-, 16-, or 32-bit external data bus. This is illustrated in drivers and efficient run-time libraries of components for Fig. 17. It should be noted that the cells producing the FPGAs continue to be offered by vendors. The latter problem, outputs need not be adjacent. However, the output bits however, is more difficult and requires the development of inmust appear in descending order of significance within a telligent compilers that are capable of optimizing the particolumn of cells. tioning of tasks among the host processor (for execution in • All user registers and SRAM control memory are mapped software) and the transformable coprocessor (for execution in onto the host-processor address space. In other words hardware). This problem is harder than it may init onto the host-processor address space. In other words, hardware). This problem is harder than it may initially ap-
the various registers within an XC6200 design appear pear because the compiler must keep track of the state as locations within the processor memory map. Also, the gate usage of the transformable coprocessor, and it must also configuration memory of the FPGA appears within the be aware of the specifics of the coprocessor perform

of FPGAs bring the concept of transformable coprocessors reconfiguration. In such FPGAs, the function of a logic block, closer to reality. However, two major hurdles remain to be or logic cell, remains fixed between relatively slow reconfiguconquered before transformable coprocessors become a widely ration sequences. This is caused by the time-consuming oper-

Figure 11. The basic layout of an XC6200 FPGA showing the hierarchical structure of logic cells and interconnects.

Figure 12. Basic cell structure in the XC6200 FPGA (for clarity, only a subset of the interconnect is shown).

cuit with one flip-flop and several configurable multiplexers. The multiple SRAM bits that control the multiplexers are not shown for clarity. memory. SRAM bits that control the multiplexers are not shown for clarity.

Dynamically programmed gate arrays (DPGAs) present an enhancement over standard SRAM-based FPGAs towards realizing highly efficient configurable computers that are capable of changing a portion or all of their internal configuration on a clock-cycle by clock-cycle basis. A DPGA provides on-chip memory to allow multiple configurations to be stored in several memory banks within the chip. An application can store multiple customized array configurations into the same DPGA and switch rapidly (within one clock cycle) and dynamically among these configurations. This allows the DPGA to be reconfigured using its own local memory, thus eliminating several bottlenecks caused by limited I/O speeds and external memory access. With this method, full or partial DPGA reconfiguration can be achieved in one clock cycle, which is in the order of several tens of nanoseconds. In comparison, reconfiguration of the fastest current FPGAs requires a few microseconds. A DPGA is also called a *multicontext FPGA,* indicat-**Figure 13.** The XC6200 function unit consists of a simple logic cir-
cuit with one flip-flop and several configurable multiplexers. The multiple contexts (i.e., configurations) stored in its on-chip

Figure 14. An XC6200 4×4 block with boundary switches for enabling global interconnects among blocks. The Magic outputs within the cells are used to enable long buses to turn corners within a cell.

The basic unit of the DPGA is an *array element,* which is based on a global *context identifier* distributed to all array trates the architecture of a DPGA array element based on the subarrays, with horizontal and vertical interconnects enprototype reported in Ref. 16. The context decoder selects the abling communication among array elements in the same row

basically a look-up table (or LUT) with a memory block that elements. The DPGA employs a two-level routing architecstores multiple configurations or contexts. Figure 18 illus- ture. At the lower level, array elements are grouped in square appropriate configuration for the LUT from the memory or the same column of the subarray. At the higher level, neighbor-to-neighbor interconnection among subarrays is achieved by large crossbar switches.

Figure 15. Microprocessor-FPGA interface. **Figure 16.** Cell array and I/O layout for the XC6216 part.

Context 1 Configuration bits 1 2 3 4 Input data bits Look-up table (LUT) logic Context ID Context decoder Context 2 Context 3 Context 4 **Output**

Figure 17. Distributed register access in the XC6200 FPGA.

FPGA-COUPLED MICROPROCESSORS

The most common microprocessors nowadays are general purpose. They are configured for a specific application by their instruction streams. However, the instruction set as well as the computational resources of a microprocessor cannot be tailored to a specific application. To maintain operational diversity, microprocessor designs are almost universally characterized by a complicated control structure that aims at reusing the relatively small data-path portion of the processor for all types of instructions. Configurable computing aims at removing this rigidity by allowing the data-path and control logic resources to be reallocated, or reconfigured, for a specific application. In this section, we present a number of new perspectives on integrating configurable logic with microprocessor architectures, which will pave the way for a new generation of powerful, dynamically transformable architectures for future microprocessors.

The Coarse-Grained MATRIX Architecture

In contrast to the fine-grained architecture of the Xilinx **Figure 18.** DPGA basic array element. XC6200 FPGA, MATRIX is a coarse-grained reconfigurable

Figure 19. The main blocks of a BFU in **MATRIX**

architecture, developed by A. DeHon and others at MIT, Pipeline registers are provided at each BFU input port, so which specifically targets configurable instruction distribu- that the operation of MATRIX can be pipelined at the BFU tion (17). A typical MATRIX architecture consists of an array level. Pipelining is a particularly powerful feature of the MAof basic functional units (BFUs) with a hierarchical (three- TRIX architecture that enables higher utilization of the BFUs level) network of reconfigurable eight-bit buses. Each BFU is as well as higher computational throughput. A BFU can serve a powerful computational device containing an arithmetic or as an instruction memory (for controlling the ALU and/or the logic unit (ALU), a large register file (or memory), control interconnect), as a read/write data memory, or as an ALU/ logic, and reconfigurable network switches as shown in Fig. register-file slice. Thus a BFU can serve as a unit of the con-19. The local interconnect (called a level-1 network) provides trol logic or as a component of the data path. This flexibility communication channels between each BFU and its 12 near- is a key feature of the MATRIX philosophy, which is based on est-neighbor BFUs, within two Manhattan grid squares, as allowing the application to control the division of resources shown in Fig. 20. At the next level (level-2 network) length-4 between control and computations according to its own charbypass buses provide medium-distance interconnects among acteristics. For example, regular computations may dictate althe BFUs as shown in Fig. 21. Level-2 networks also allow locating most BFUs to data-path logic, while irregular compucorner turns and some data-shifting operations. At the top tations may dedicate most BFUs to control logic. level (level-3 network), global row and column buses span the With current technology, it is possible to integrate hunentire chip width and length. Each BFU is connected to the dreds of BFUs on a single silicon chip. Alternatively, a MA-

level-3 network through special ports and network switches. TRIX array can be integrated on a single chip with a traditional microprocessor. In this case, the MATRIX array

Figure 20. Nearest-neighbor interconnects among BFUs in **Figure 21.** Length-4 bypass buses in MATRIX (black squares indi-MATRIX. $\qquad \qquad \text{cate BFUs)}$.

Figure 22. The main blocks of the Garp architecture.

provides a programmable function unit (PFU) that can be

used as part of the data path, the control path, or both. When

used as part of the data path, the control path, or both. When

implemented as a part of the data pa

dard MIPS microprocessor (Silicon Graphics, Inc.) with recon- the interconnection among its various ports, allowing data to figurable hardware on the same silicon die. The goal of the transparently ''pass through'' the PE. Local reconfiguration Garp concept is to employ reconfigurable hardware in a pro- can be used to realize other useful interconnection configuracessor architecture that fits into ordinary processing environ- tions such as crossover and broadcast interconnects. A subset ments. Figure 22 shows the main blocks of the Garp architec- of interprocessor links that are interconnected through local ture. The reconfigurable hardware used in the Garp processor reconfiguration forms a single *bus* spanning the involved PEs. employs reconfigurable logic blocks, which are very much like the CLBs in the XC4000 FPGA described earlier. However, the logic blocks are arranged in rows to allow parallel access to, and processing of, wide words of data as required by typical microprocessor operations. Observe from Fig. 22 that the instruction stream does not access the reconfigurable array directly, but rather through the MIPS processor. In the Garp processor, the loading and execution of configurations on the reconfigurable hardware are always done under the direct control of a program running on the MIPS processor. Therefore, the main thread of control in a program is always managed by the processor, with certain computational loops forwarded to the reconfigurable hardware for faster execution. In this respect, the Garp architecture presents an enhanced single-chip version of the transformable coprocessor concept developed in Refs. 10, 19, and 20. However, one interesting **Figure 23.** Basic organization of a DISC.

aspect of the Garp processor is the development of a software environment that links configuration files into C programs.

Dynamic Instruction Set Computer

The dynamic instruction set computer (DISC) presents another effort toward combining reconfigurable computing with microprocessors (21). DISC employs FPGAs to augment and alter the instruction set of the processor dynamically. The basic system is illustrated in Fig. 23. As shown, the DISC approach employs two FPGAs: a processor FPGA and a controller FPGA. The controller FPGA loads configurations stored in a special memory onto the processor FPGA in response to requests from the program running on a host computer. If the configuration memory does not contain the requested circuit, the processor FPGA initiates a request to the host computer, which loads the appropriate configuration.

PROCESSOR ARRAYS WITH RECONFIGURABLE BUSES

nected in a regular multidimensional structure by short links
or bus segments. The distinguishing feature of such arrays is The Garp architecture proposed in Ref. 18, combines a stan- that each PE is capable of locally, or internally, reconfiguring

neighbor PEs, respectively. In representing the different **Local Switch Models and Properties** switch configurations, we adopt the convention of placing within parenthesis the ports that are connected together At this point it may be useful to consider each PE to consist within a PE. For example, the notation $(N,S,W)(E)$ indicates primarily of a reconfigurable switch connecting the PE ports, that ports N,S, and W are connected together within a PE, in addition to the arithmetic or logic processing hardware. while the notation $(N, E)(S, W)$ indicates two distinct groups of The type of local interconnect function supported within a PE connected ports within the same PE. Figure 24 also illus- has a direct impact on the relative computational power of trates how a group of PEs can use their local reconfiguration reconfigurable processor arrays. In the following, several capability to construct multiple global buses. Observe that switch models will be defined and their effect on global commore than one bus can pass through the same PE when the putations will be discussed. crossover local configuration [i.e., the configuration (N,S)(E,W)] is employed. It should be realized that all PE **Conditional versus Unconditional Switch Configuration.** One ports and interprocessor links can be *n*-bit wide. In this case important aspect of local switch configuration is whether a each link, shown as a single edge in Fig. 24, actually repre- switch is controlled locally, that is, by the PE, or globally by sents an *n*-bit-wide bus segment. the centralized control unit that issues instructions to all

In this class of reconfigurable architectures, the simple processors participate dynamically in the process of reconfiguring the network of buses interconnecting their ports. The dynamic reconfiguration process can alter the interprocessor topology on a per-instruction basis. Varying the interconnection network topology in this dynamic manner provably contributes to enhancing the computational power of such processor arrays. Indeed, such processor arrays are capable of solving many classes of problems in constant time, that is, in a fixed number of steps, which is independent of the problem size or the number of data items that must be processed by a parallel program.

Reconfigurable Network of Processors Model

The reconfigurable network of processors (RNP) models discussed in the following all fall under the single-instruction multiple data (SIMD) model of parallel processing architectures. In the SIMD model all PEs operate synchronously under the control of a single control unit that issues the same instruction to all PEs within each instruction cycle. However, a PE can modify the execution of an instruction based on its local information. For example, two different PEs may apply the same instruction on a different subset of ports based on some local state information.

To simplify presentation, only one- or two-dimensional RNP models will be discussed. However, one should bear in mind that the discussion can be extended in many cases to larger dimensions. It will be assumed that each PE has a fixed amount of local memory and a fixed number of ports, which are both independent of the RNP size. It is very important to realize that each PE employed in such models executes one of two types of activities within each instruction. The first activity is configuring the local interconnection among the PE ports; the second is executing arithmetic or logic operations on local data (in the PE memory or available at the PE ports). We assume that both activities can be completed in constant time for a single instruction.

It is interesting to observe that the close resemblance be-Figure 24. A reconfigurable network of processors showing a four- tween RNP models and the MATRIX reconfigurable architecport PE with some allowable configuration, an uncommitted 4×5 ture described earlier. The RNP model is still slightly more RNP, and a 4×5 RNP configured to form two global buses (bus A powerful than what the MATRI RNP, and a 4×5 RNP configured to form two global buses (bus A powerful than what the MATRIX architecture can achieve, because the PEs in a RNP model can execute several types of conditional and unconditional instructions that the BFU of Figure 24 shows a few possible local-switch configurations for
a PE with four ports labeled N, E, W, and S, which can be
rRIX architecture can be easily augmented with such capabil-
used to connect the PE to its north, eas

using the following procedures. Initially, an unconditional instruction is issued to each PE to connect its N and S ports, which results in six column broadcast buses. Each one of these buses can be used to copy the input bit to all PEs in its column. The next instruction is executed conditionally by each PE as follows. Each PE that has received a 1 connects its N port to its E port and its W port to its S port, that is, the PE sets up a (N,E)(S,W) configuration. On the other hand, a PE that has received a 0 will set up a $(E,W)(N)(S)$ configuration, that is, it internally connects its E and W ports. Counting is performed by observing that the output PEs, labeled Out 1 to Out 6 in Fig. 25, have the 1 bits and 0 bits appearing in sorted order on their E ports. To determine the actual number of 1's present in the input, each output PE with a 1 appearing on its E port determines whether its south neighbor PE has a 0 on its E port. Only one output PE will detect this condition. Then this PE can use its own row address to indicate the number of 1's in the input. In Fig. 25, the rightmost PE in row 3 determines that the total number

processor has four ports (N, S, E, and W), it is necessary that input (represented in nonpositional code) from the bottom row. The the numbers be represented in an efficient form depending output is produced in unitary code format.

CONFIGURABLE COMPUTING 199

on the ease with which they can be manipulated for a given arithmetic operation. The addition circuits shown in Fig. 26 use two different types of coding schemes, one for the digits entered from the leftmost column and the other for the digits entered from the bottom row of the RN. Inputs through the leftmost column and outputs from the rightmost column are represented using a *unitary coding* scheme in which *n* bits are used to represent an integer in the range $[0, n - 1]$. An integer I is represented by presenting a 1 signal to the W port of the lower $I + 1$ PEs in the leftmost column, and a 0 signal to the rest of the PEs in that column. Each input from the bottom row controls the column of PEs above it. In this case, it is sufficient to represent this digit using a nonpositional count-based code. Such a code represents an integer *I* in the range [0, *n*] by presenting 1 signals to the S port of any subset of *I* PEs in the lower row of the array, as shown in Fig. 26. Note that the representation of a number by such a code is not unique. In Ref. 26, it has been shown that the combination of ''adder'' RNPs with the ''divide-by-2'' RNPs leads to constant-time algorithms for adding *N k*-bit numbers on a bitmodel RNP with $2N \times 2kN$ PEs.

Figure 25. Counting 1's on a 6×6 RNP.
Bit versus Word Models. In general, parallel-processing computational models can be divided into bit models and PEs. Local switch control provides each PE with a certain word models. The difference between the two models depends
level of autonomy in the sense that different PEs, executing mainly on how many bits of information a PE

of 1's is 3. **Figure 26.** RNP for addition. The RNP accepts one input digit (represented in unitary code) from the rightmost column, and a second

Figure 27. A two-port, plus-1 shiftswitching PE and its equivalent bitmodel RNP.

introduced in Ref. 7. This model is capable of simulating all lines from one port can be cyclically shifted before they are other reconfigurable mesh models without an asymptotic in- connected to the data lines of another port. It should be emcrease in the size of the mesh, an increase in the size of the phasized that the shift-switching model is meaningful only mesh, or an increase in its time complexity. It can be shown within the context of a word model of computation. Specifithat a two-layered bit-model RNP of size $wK \times wK$ can simu- cally, shift switching provides additional computational late all arithmetic and logic operations performed by a corre- power only when compared to standard word-model RNs. sponding word-model RNP of size $K \times K$, where *w* is the word However, it can be shown that it is always possible to con-

(VLSI) area and time complexity can be achieved with the bit ity (2,7). Figure 27 shows that a two-port, plus-1 shift-switchmodel for several problems, such as counting 1's in a binary ing PE with *w*-bit-wide ports has an equivalent bit-model string, computing innerproducts, and radix sorting. For in- RNP with 2*wn*-bit-size PEs (each having four ports). This stance, the problem of counting 1's in a binary string of length transformation that converts shift-switching PEs to bit-model *K* can be solved in constant time on a bit-model RNP with *K* RNPs can be generalized to shift-switching PEs with more log 2*K* PEs, while logarithmic time is required on a corre- than two ports. For example, if a two-port PE in a one-dimensponding word-model RNP with *K* word-size PEs. Also, inte- sional shift-switching RNP with a *w*-bit-wide bus allows *q* difger sorting on the bit-model RNP is faster by a factor of ferent shift states, then its function can be realized by at $O(w)$ over the algorithm reported for the RNP with a shift- most 2*wq* bit-model PEs. Shift-switching models play a useful switching word model (7). The state of the state of the state of the veloping simple RNP algorithms with a small num-

sic capabilities of its local switches. For example, a RNP em- RNPs using standard transformations. ploying switches that allow several wires to cross over one One particular useful application of shift switching is in bit

A two-layered bit model of the reconfigurable mesh was reconfigurable processor arrays. In shift switching, the data length in bits. struct bit-model RNPs of equivalent computational powers as A number of improvements in very-large-scale integration shift-switching RNs, and with comparable hardware complex ber of configuration states, for example, connect-with-shift, **Direct versus Shift-Switching Models.** The computational connect-with-no-shift, and do-not-connect states. Such algopower of a reconfigurable network depends directly on the ba- rithms can then be mapped onto their equivalent bit-model

another is more powerful than a RNP that employs noncross- counting, or addition, problems. For example, a prefix mod-*k* over switches. Shift switching is another type of a local switch bit-counting RNP can be constructed from a linear connection that can contribute to the computational power of word-model of two-port shift-switching PEs with a *k*-bit bus, as shown in

Figure 28. A mod-6 bit counter or adder. A PE reading a 0 selects a direct connection among its ports while a PE receiving a 1 selects a plus-1 shift connection among its port. Counting is achieved by passing a marker bit through the array. The final output position of the marker indicates the total number of 1's in the input string. In this example, the marker emerges from output port R4 indicating a sum of four 1's.

Fig. 28 for the case $k = 6$. Another important application of 18. J. R. Hauser and J. Wawrzynek, Garp: A MIPS processor with a hit counting is in enumeration sorting. To sort N elements reconfigurable coprocessor, in Proc bit counting is in enumeration sorting. To sort *N* elements, reconfigurable coprocessor, in *Proc. IEEE Symp. Fiel*
the enumeration-sort algorithm starts by comparing all pairs mable Custom Comput. Mach. FCCM '97, April 1 *mable Custom Comput. Mach.* FCCM '97, April 1997.

of input numbers and produces a two-dimensional array of 0's 19. H. Chow. Transformable computing for MPEG video coding. Masof input numbers and produces a two-dimensional array of $0's$ 19. H. Chow, Transformable computing for MPEG video coding, Mas-
and 1's based on whether a particular number is smaller or ter's thesis, University of British and 1's based on whether a particular number is smaller or ter's thesis, University of British Columbia, Vancouver, Nolarger than its mate. The second step of the algorithm con-
sists of computing the rank of each number by summing the 20. H. Chow, H. M. Alnuweiri, and S. Casselman, FPGA-based transsists of computing the rank of each number by summing the 20. H. Chow, H. M. Alnuweiri, and S. Casselman, FPGA-based trans-
1's in each column of the 0-1 array. This summation can be formable computing for fast digital sig 1's in each column of the 0-1 array. This summation can be
implemented using mod-k shift-switching RNPs. The summa-
tion procedure continues in an iterative fashion and can be
chourn to require log M/log k iterations on a

- 1. G. Estrin et al., Parallel processing in a restructurable computer 23. X. Jenq and S. Sahni, Reconfigurable mesh algorithms for the system, IEEE Trans. Electron. Comput., 747–755, Dec. 1963.
- and reconfigurable networks: Tutorial and partial survey, in 24. H. Li and M. Maresca, Polymorphic-torus network, *IEEE Trans. Proc. Workshop Reconfigurable Architectures,* 8th Int. Parallel *Comput.* **C-38**: 1345–1351, 1989.
-
- P. Bertin, D. Roncin, and J. Vuillemin, Introduction to program-
mable active memories: A performance assessment, in J.
McCanny, J. McWirther, and E. Swartslander (eds.), Systolic
mesh, in Proc. Workshop Reconfigurable Arc McCanny, J. McWirther, and E. Swartslander (eds.), *Systolic* Parallel Process. Symp., Cancun, Mexico, April 1994. *Array Processors,* Englewood Cliffs, NJ: Prentice-Hall, 1989, pp. 300–309.
- 5. J. Elmesbahi, O(1) algorithm for image component labeling on a *Reading List*
-
-
-
-
-
- B. Fawcet, FPGAs as configurable computing elements, in *Proc. Work-* through instruction-set metamorphosis, *IEEE Comput.,* **26** (3):
-
- for computation, in *Proc. 10th Caltech Conf. VLSI,* 1989, pp. scription (Version 1.10), April, 1997. 279–295. 14. *AT&T Field Programmable Gate Arrays Data Book,* Allentown,
-
- 15. J. E. Vuillemin et al., Programmable active memories: Recon-
figurable systems come of age, IEEE Trans. Very Large Scale In-
tegr. (VLSI) Syst. 4: 56–69, 1996.
D. T. Hoang, Searching genetic databases or
- *Workshop FPGAs Custom Comput. Mach.,* April 1993, pp. 185–191. 16. A. DeHon, DPGA-coupled microprocessors: Commodity ICs for the early 21st century, in *Proc. IEEE Workshop FPGAs Custom*
- *Comput. Mach.,* April 1995, pp. 90–98. 17. E. Mirsky and A. DeHon, MATRIX: A reconfigurable computing architecture with configurable instruction set and deployable re- D. Lpresti, Rapid implementation of a genetic sequence comparator CA: IEEE CS Press, 1996, pp. 157–166. *VLSI,* Cambridge, MA: MIT Press, pp. 138–152.

CONFIGURABLE COMPUTING 201

-
-
-
- shown to require log $N/\log k$ iterations on an $N \times N$ mod- k 21. M. J. Wirthlin and B. L. Hutchings, A dynamic instruction set computer, in *Proc. IEEE Symp. FPGAs Custom Comput. Mach.*, shift-switching RNP.
April 1995, pp. 99–107.
- 22. H. M. Alnuweiri, Constant-time parallel algorithms for image la-**BIBLIOGRAPHY** beling on a reconfigurable network of processors, *IEEE Trans. Parallel Distrib. Syst.,* **5**: 320–326, 1994.
- area and perimeter of image components and histogramming, in 2. H. Alnuweiri, M. Alimuddin, and H. Aljunaidi, Switch models *Proc. Int. Parallel Process. Symp.,* 1991, pp. 280–281.
	-
- 3. Y. Ben-Asher et al., The power of reconfiguration, J. Parallel Dis-
3. Y. Ben-Asher et al., The power of reconfiguration, J. Parallel Dis-
trib. Comput., 13 (2): 139–153, 1991.
Interpretation and S. Olariu, Short reconf *trib. Comput.*, **13** (2): 139–153, 1991.
 4. P. Bertin, D. Roncin, and J. Vuillemin, Introduction to program of K. Nokana, Ffficiant symming algorithms for a record-
	-

-
- mesh connected computer, *IEEE Trans. Syst. Man Cybern.*, **21**:
427–433, 1991.
6. M. Gokhale et al., Building and using a highly parallel program-
mable logic array, *IEEE Comput.*, **24** (1): 81–89, 1991.
7. J. Jang, H. Pa
- 16. R. Miller et al., Meshes with reconfigurable buses, in Proc. 5th $\begin{array}{ll} \text{H. Chow and H. M. Ahuwer, FPGA-based transformable coproces-MIT Conf. Advanced Res. VLSI, Cambridge, MA, 1988, pp. *Vack Ydec*, *Yddeo*, *Dodon*, *2914*. High-*Speed*, *Yddo*, *Yddo*, *Yddo*, *Yddo*, *Yddo*,$
	-
	-
	- 11–18, 1993.

	^{shop} Reconfigurable Architectures, 9th Int. Parallel Process.

	^{Symp}., Santa Barbara, CA, April 1995.
- Symp., Santa Barbara, CA, April 1995.
13. Xilinx, XC6200 Field Programmable Cate Arrays, Product De. J. P. Gray and T. A. Kean, Configurable hardware: A new paradigm 13. Xilinx, XC6200 Field Programmable Gate Arrays, Product De- J. P. Gray and T. A. Kean, Configurable hardware: A new paradigm
for computation, in Proc. 10th Caltech Conf. VLSI, 1989, pp.
	- PA: AT&T Microelectronics, April 1995.
R. Hartenstein and R. Kress, A datapath synthesis system for the
reconfigurable datapath architecture, in Proc. Asia South Pacific
		- *D. T. Hoang, Searching genetic databases on Splash 2, in <i>Proc. IEEE*
Workshop FPGAs Custom Comput. Mach., April 1993, pp. 185–191.
	- *Comput. Mach.,* April 1994, pp. 31–39. scanning gnomic databases, in *Proc. IEEE Symp. FPGAs Custom*
	- sources, in *Proc. FPGA's Custom Comput. Mach.,* Los Alamitos, using field-programmable logic arrays, in *Advanced Research in*

202 CONFORMAL ANTENNAS

- W. Luk, N. Shirazi, and P. Cheung, Compilation tools for run-time reconfigurable designs, in *Proc. FPGA's Custom Comput. Mach.,* Alamitos, CA: IEEE CS Press, 1997, pp. 56–65.
- W. H. Mangione-Smith et al., Seeking solutions in configurable computing, *IEEE Comput.,* **30** (12): 38–43, December 1997.
- M. Wazlowski et al., PRISM-II compiler and architecture, in *Proc. IEEE Workshop FPGAs for Custom Comput. Mach.,* April 1993, pp. 9–16.
- R. D. Wittig and P. Chow, One chip: An FPGA processor with reconfigurable logic, in *Proc. IEEE Symp. FPGAs Custom Comput. Mach.,* April 1996, pp. 126–135.
- J. Villasenor and W. H. Mangione-Smith, Configurable computing, *Sci. Am.,* **276** (6): 54–59, 1997.

HUSSEIN M. ALNUWEIRI University of British Columbia STEVE CASSELMAN Virtual Computer Corporation

CONFIGURATION MANAGEMENT FOR NET-WORKS. See NETWORK MANAGEMENT. **CONFOCAL MICROSCOPY.** See MICROSCOPE IMAGE PROCESSING AND ANALYSIS.