memory to store instructions and data. Today the most com- and uses them to identify the location of the cell being acmonly known digital system is a digital computer. All digital cessed. Sometimes, more than one cell can be accessed at a computers being sold commercially are based on the same given time. The size of content that a memory transfers is model: the von Neumann architecture. In this model a com- called the width of the memory device. There are many ways puter has three main parts: the central processing unit to organize the array in a memory device. By organizing it (CPU), the memory, and the input/output (I/O) unit. There differently, we can have different widths. are many ways to design and organize these parts in a com- The last aspect of memory architecture is memory technol*architecture* from four different perspectives: (1) memory ac- their functionality and fall into two major categories: readcess interface, (2) memory hierarchy, (3) memory organiza- only memory (ROM) and write-and-read memory, more comtion, and (4) memory device technology. monly known as random access memory (RAM). There is also

computer memory is a collection of sequential entries, each write memory or flash ROM memory. Within the RAM catewith a unique address as its label. Supplying the address of gory there are two types of memory devices differentiated by the desired entry to the memory results in accessing of data storage characteristics, static and dynamic RAM or SRAM and programs. If the operation is to read, after a certain time and DRAM, respectively. DRAM devices represent the stored delay, the data residing in the entry corresponding to the ad- information with charge. Therefore it needs to be refreshed dress is obtained. If the operation is to write, data are sup- periodically to prevent the corruption of its contents due to plied after the address and are entered into the memory re- charge leakage. On the other hand, SRAM uses a bistable eleplacing the original content of that entry. Reading and ment to represent the stored information, and thus it does not writing can be done asynchronously and synchronously with need to be refreshed. Both of SRAM and DRAM are volatile a reference clock. Other control signals supply the necessary memory devices, which means that their contents are lost if information to direct the transfer of memory contents. Some the power supply is removed from these devices. Nonvolatile special memory structures do not follow this general ac- memory retains its contents even when the power supply is cessing method of using an address. Two of the most fre- turned off. All current ROM devices, including mostly-readquently used are content addressable memory (CAM) and sometimes-write devices, are nonvolatile memories. first-in first-out (FIFO) memory. Another type of memory device, which accepts multiple addresses and produces several results at different ports, is called multiported memory. One **MEMORY ACCESS INTERFACE** of the most common multiported memories, which is written in parallel but is read serially, is called video random access Technology is not the only factor that contributes to the per-<br>memory (VRAM or VDRAM). It gets its name because it is formance of a memory device. Architectur

memory hierarchy. The speed of memory devices has been odology, and separated input and output ports. Many times lagging behind the speed of processing units. As technology we need to trade off cost with performance when deciding advances, processors become faster and more capable and what method to use. We will first discuss several common fealarger memory spaces are required to keep up with the every tures used in memory devices. increasing program complexity. Due to the nature of increasing memory size, more time is needed to decode wider and **Asynchronous Versus Synchronous Access** wider addresses and to sense the information stored in the ever-shrinking physical storage element. The speed gap be- Memory can be accessed asynchronously or synchronously. It tween CPU and memory devices will continue to grow wider. is more natural to follow the asynchronous interface. In The traditional strategy used to remedy this problem is called this mode an address is presented to the memory by a promemory hierarchy. Memory hierarchy works because of the cessor. After a certain delay, data are made available at the locality property of memory references. Program instructions pin for access. We call the delay between address made are usually fetched sequentially, and data used in a program available to data ready the *memory access time.* Sometimes are related and tend to conjugate. Thus, a smaller but fast the access time is measured from a particular control signal. memory is allocated and brought right next to the processor For example, the time between read control line ready and

to bridge the speed gap of the CPU and memory. There can be many levels in the hierarchy. As the distance grows greater between the CPU and memory levels, the performance requirement for the memory is relaxed. At the same time, the size of the memory grows larger to accommodate the overall memory size requirement.

Third we look at memory organization. Most of the time, a memory device is internally organized as a two-dimensional array of cells internally. Usually a cell can store one bit of **MEMORY ARCHITECTURE** information. A cell in this array is identified and accessed with row and column numbers. A memory device accepts an Besides using memory to retain states, a digital system uses address and breaks it down into row and column numbers

puter. We use the term *computer architecture* to describe the ogy. Physically, memory can be implemented with different art and science of building a computer. We view the *memory* technology. Memory devices can be categorized according to First let us examine memory access interface. Logically, another subcategory of ROM, mostly-read-but-sometimes-

formance of a memory device. Architectural methods also afused primarily in computer graphic display applications. fect the speed of memory. Some of the architectural features The second perspective of the memory architecture is are time multiplexing, pipelining, burst mode, clocking meth-



first diagram we assume that both the chip select and read enable signals are enabled. The write cycle diagram shown is a write cycle controlled by the write enable control signal. It is important to note that memory access time is different from memory cycle time. The *memory cycle time* is the minimum time between two consecutive memory accesses. The *memory writes command time* is measured from the write control ready to data stored in the memory. The *memory latency time* is the interval between CPU issuing an address and data available for processing. The *memory bandwidth* is the maximum amount of memory capacity being transferred in a given time.

Synchronous access implies a clock signal. Both address and control signals are latched into registers upon the arrival of the clock signal freeing the processor from holding the input to the memory for the entire access time. Instead the processor can initiate the access and continue to perform other important tasks. Figure 2 illustrates generic synchronous access cycles. In this figure we say that the read access has a two-cycle latency, since the data are made available after two clock cycles. Similarly we say that the write operation has zero-cycle latency.

# **Time Multiplexing**

In order to reduce the cost of packaging, many different memory devices use time multiplexing to communicate informa-(**b**) tion to and from other devices. One of the most common timemultiplexing examples is shared input/output (I/O). A mem- **Figure 2.** Synchronous memory access. (a) Synchronous (pipelined) ory chip can be configured with either separated or shared read cycle. (b) Synchronous (pipelined) write cycle.

data inputs and outputs. The advantage of having a smaller package when shared inputs and outputs are used is more evident when the width of the data is large. However, the drawback is the possibility of having a slower interface due to contention. For a shared I/O device, either the write enable or the chip select control signal must be off during address transition when writing. Setting one of the control signals off disables the read operation. When the device is not being read, the I/O bus is set to high impedance, thus allowing the data input to be loaded onto the I/O pins. Other common examples of time multiplexing are most of the dynamic random access memory (DRAM) devices. DRAM differs from a static random access memory (SRAM) in that its row and column addresses are time-multiplexed. Again the main advantage is to reduce the pins of the chip package. Due to time multiplexing there are two address strobe lines for the DRAM address: row address strobe (RAS) line and column address row and column addresses, respectively. There are many ways to access the DRAM.

When reading, a row address is given first, followed by the row address strobe signal RAS. RAS is used to latch the row address on chip. After RAS, a column address is given followed by the column address strobe CAS. After a certain de- $\sqrt{\sigma}$  lay (read access time), valid data appear on the data lines. Memory write is done similarly to memory read, with only the read/write control signal reversed. There are three cycles **Figure 1.** Asynchronous memory access. (a) Asynchronous read cy-<br>ele. (b) Asynchronous write cycle. (b) Asynchronous write cycle. (c) and late write cycles. Figure 3 shows only the early<br>write cycle of a DRAM chip. Other in most of the DRAM data books. We list a few of them here: data ready is called *read access time*. Figure 1 shows the tim-<br>ing diagrams of asynchronous memory access scheme. In the page mode, (3) nibble mode, and (4) static column mode.





ering the RAS when the row address is ready. Then, repeat-<br>effice automation equipment. These machines require high-<br>education of data in each<br>efformance serial access of large amounts of data in each<br>efformance serial acc edly give the column address and CAS whenever a new one performance serial access of large amounts of data in each<br>is roady without aveling the RAS line. In this way a whole horizontal line such as digital facsimile machin is ready without cycling the RAS line. In this way a whole horizontal line such as digital facsimile machines, copiers and<br>row of the two-dimensional array (matrix) can be accessed image scanners. FIFO can be implemented u row of the two-dimensional array (matrix) can be accessed image scanners. FIFO can with only one RAS and the same row address. This is called term of RAM with pointers. with only one RAS and the same row address. This is called page mode, since we can arrange the memory device so that the upper part of the memory address specifies a page and the lower portion of the address is used as a column address to specify the offsets within a page. Due to locality, access local to the page does not need to change the row address, allowing faster access. Figure 4 illustrates the read timing cycle of a page mode DRAM chip. Static column is almost the same as page mode except the CAS signal is not cycled when a new column address is given—thus the static column name. In page mode, CAS must stay low until valid data reach the output. Once the CAS assertion is removed, data are disabled and the output pin goes to the open circuit. With EDO DRAM, an extra latch following the sense amplifier allows the CAS line to return to high much sooner, permitting the memory to start precharging earlier to prepare for the next access. Moreover, data are not disabled after CAS goes high. With burst EDO DRAM, not only does the CAS line return to high, **Figure 4.** Page mode read cycle.

it can also be toggled to step though the sequence in burst counter mode, providing even faster data transfer between memory and the host. IBM originated the EDO mode and called it the hyper page mode (HPM). In the nibble mode after one CAS with a given column, three more accesses are performed automatically without giving another column address (the address is assumed to be increased from the given address).

### **Special Memory Structures**

The current trend in memory devices is toward larger, faster, better-performance products. There is a complementary trend toward the development of special purpose memory devices. Several types of special-purpose memory are offered for particular applications such as content addressable memory for cache memory, line buffers (FIFO or queue) for office automation machines, frame buffers for TV and broadcast equipment or queue, and graphics buffers for computers.

A special type of memory called content addressable memory (CAM) or associative memory is used in many applications such as cache memory and associative processor. CAM is also used in many structures within the processor such as scheduling circuitry and branch prediction circuitry. A CAM stores a data item consisting of a tag and a value. Instead of giving an address, a data pattern is given to the tag section of the CAM. This data pattern is matched with the content of the tag section. If an item in the tag section of the CAM matches the supplied data pattern, the CAM will output the value associated with the matched tag. CAM cells must be both readable and writable just like the RAM cell. Most of the time the matching circuit is built within the memory cell to reduce the circuit complexity. Figure 5 shows a circuit diagram for a basic CAM cell with a ''match'' output signal. This output signal may be used as input for other logic such as scheduling or used as an enable signal to retrieve the infor-

Figure 3. DRAM read and write cycles. (a) DRAM read cycle. (b) mation contained in the other portion of the matched entry.<br>DRAM (Early) write cycle.<br>ten called a "buffer" because it serves as the buffering region for two systems, which may have different rates of consuming In page mode (or fast page mode), a read is done by low- and producing data. A very popular application of FIFO is in ng the RAS when the row address is ready Then repeat. Office automation equipment. These machines requir





scanning. In a raster scanning display system, an image is memory called video memory or VDRAM is used. Usually this bus speed as follows. Assume we have a screen size of x by y disk). When a memory reference is made, the processor ac-<br>*pixels* Each pixel is made of three colors of z bytes. We fur-<br>cesses the memory at the top of the hi pixels. Each pixel is made of three colors of  $z$  bytes. We further assume that the refresh cycle of the screen is *r* Hz. Then the total data rate required is the product of all four terms *xyzr*. Now depending on the memory we use, only a certain percentage of the memory access time can be allocated for refresh. Other times we need the interface channel to store new image information. That is, only a portion of the bandwidth is available for reading, since we need to write and refresh the memory. Let's assume that the portion used for refresh (refresh efficiency) is *e*. We further assume that the width of the memory system is  $w$ , and then the memory bus speed required to provide the refresh rate for this graphic screen is *xyzr*/*we*. For example, in order to refresh a screen size of  $1280 \times 1024$  pixels with 3 bytes (1 byte for each primary color) at 75 Hz and a 30% refresh efficiency, we need a bus speed of 245 MHz if the bus width is 32 bits. Figure 6 illustrates two designs of a multiple-ported SRAM cell.

# **New Memory Interface Technique**

Until recently, memory interface has progressed with evolution instead of revolution. However, since the memory bandwidth requirement continues to grow, revolutionary techniques are necessary. A new general method uses a packet-type of memory interface. One such interface is pro-<br> $Rd2$ -bit Wr\_bit  $V = Wr$ -bit Rd1 bit posed by Rambus called Direct RDRAM. Another is termed **Figure 6.** Two designs of Multiported CMOS SRAM cell (shown with SLDRM. Both technologies use a narrow bus topology with 2-read and 1-write ports).

matched termination operating at high clock frequency to provide the needed bandwidth. In addition, they utilize heavily banked memory blocks to allow parallel access to the memory arrays providing the needed average access time (see paragraph on memory interleaving in the ''Memory Organization'' section to learn more about memory banks).

# **MEMORY HIERARCHY**

Modern computer systems have ever growing applications. As a result, the application programs running on these computer systems grow in size and require large memories with quick access time. However, the speed of memory devices has been lagging behind the speed of processors. As Figure 5. Static CMOS CAM cell. CPU's speed continues to grow with the advancement of tech-<br>nology and design technique (in particular pipelining), due to the nature of increasing memory size, more time is needed to There is rapid growth in computer graphic applications. decode wider and wider addresses and to sense the informa-<br>Le technology which is most successful is termed raster tion stored in the ever-shrinking storage element. The technology which is most successful, is termed raster tion stored in the ever-shrinking storage element. The speed<br>scanning In a raster scanning display system an image is gap between processor and memory will continue constructed with a series of horizontal lines. Each of these wider in the future. Cost is another important reason why<br>lines is connected to pixels of the picture image. Each pixel is memory hierarchy is important. Memory lines is connected to pixels of the picture image. Each pixel is memory hierarchy is important. Memory hierarchy works be-<br>represented with hits controlling the intensity Usually there cause of the locality property of mem represented with bits controlling the intensity. Usually there cause of the locality property of memory references due to the represented with bits controlling to each primary color: red sequentially fetched program instru are three planes corresponding to each primary color: red, sequentially fetched program instructions and the conjuga-<br>green, and blue. These three planes of bit maps are called tion of related data. It works also because w green, and blue. These three planes of bit maps are called tion of related data. It works also because we perform mem-<br>frame buffer or image memory Frame buffer architecture af- ory reads much more than memory writes. In a frame buffer or image memory. Frame buffer architecture af-<br>fects the performance of a raster scanning graphic system imemory system there are many levels of memory. A small fects the performance of a raster scanning graphic system memory system there are many levels of memory. A small<br>greatly Since these frame buffers need to be read out serially amount of very fast memory is usually allocate greatly. Since these frame buffers need to be read out serially amount of very fast memory is usually allocated and brought<br>to display the image line by line a special type of DRAM right next to the central processing unit to display the image line by line, a special type of DRAM right next to the central processing unit to help match up the memory called video memory or VDRAM is used Usually this speed of the CPU and memory. As the distance memory is dual ported with a parallel random access port for greater between the CPU and memory, the performance re-<br>writing and a serial port for reading Although synchronous quirement for the memory is relaxed. At the sa writing and a serial port for reading. Although synchronous quirement for the memory is relaxed. At the same time, the<br>DRAMs are still popular for current PCs. VDRAM is used size of the memory grows larger to accommodate t DRAMs are still popular for current PCs, VDRAM is used size of the memory grows larger to accommodate the overall commonly in high-end graphic systems because of the memory size requirement. Some of the memory hierarchies commonly in high-end graphic systems because of the mem-<br>ory access handwidth required. We can calculate the memory are registers, cache, main memory, and secondary memory (or ory access bandwidth required. We can calculate the memory are registers, cache, main memory, and secondary memory (or bus speed as follows. Assume we have a screen size of x by y disk). When a memory reference is made, t



data are in the higher hierarchy, it wins because information *through* cache updates both the cache and the memory simulis obtained quickly. Otherwise a *miss* is encountered. The re- taneously at the time a write is issued. The *copy-back* (or quested information must be brought up from a lower level *write back*) cache does not update immediately the main in the hierarchy. We will discuss cache memory and virtual memory at writing until a block is replaced from the cache. memory in more detail. This technique requires an extra bit for each cache block sig-

main memory. A memory reference *hits* if the data are found written into the main memory while others are simply thrown in the cache. It *misses* if the data are not in the cache and away. However, in a multi-processor system we need to prehad to be brought in. The amount of misses over the total vent a processor from reading a stalled cache line, when that reference is called the *miss rate.* We may categorize the cache cache line has been written by another processor with the misses in three ways—*compulsory miss, capacity miss*, and copy-back write policy. That is, we need to enforce the coher-<br>*conflict miss*. Compulsory miss rate is independent of the ency of the cache. A popular method is c *conflict miss.* Compulsory miss rate is independent of the ency of the cache. A popular method is called snooping cache. cache organization. It is incurred when a new memory is ref- In this method all caches monitor the m cache organization. It is incurred when a new memory is ref- In this method all caches monitor the memory bus activity.<br>
erenced or after a cache flush. Capacity miss occurs mainly When a cache write occurs, it updates the due to the fact that caches are smaller in size compared with sues a memory write cycle for the first word of the cache line. main memory. Depending on the cache mapping strategy, All other caches snooping on the memory bus cycle will detect<br>there also may be conflict miss even when the cache is not this write and invalidate the cache line in the filled. Conflict miss happens because two memory references through cache requires a larger memory bandwidth and has are mapped into the same cache location. When a miss occurs, a longer average write access time. a whole block of memory containing the requested missing If the current memory hierarchy level is full when a miss information is brought in from the lower hierarchy. This block occurs, some existing blocks must be removed and sometimes of memory is called a *cache line* or simply a *cache block.* Cache written back to a lower level to allow the new one(s) to be line is the basic unit used in cache. Access to only a part of brought in. There are several different replacement algothe line brings the entire line into the cache. Since data and rithms. One of the commonly used methods is the *least re*-<br>
instructions process spatial locality, an entire line acts like cently used (LRU) replacement algo pre-fetching, since the nearby addresses are likely to be used are first-in first-out (FIFO) and random. In modern computsoon. Large lines pre-fetch more. However, too large a line ing systems, there may be several sublevels of cache within may bring unused memory into the cache and pollute the the hierarchy of cache. For example, the Intel Pentium PRO cache unnecessarily and cause the cache to have greater ca- system has on-chip cache (on the CPU chip) which is called

held in the line by the data's address. The line hits if the tag chip which is called Level 2 (L2) cache. There could also be a matches the requested address. *Sets* comprise lines and do Level 3 (L3) cache on the motherboard (system board) benot distinguish among these lines. That is, any lines within a tween the CPU chip(s) and main memory chips (DRAMs). Set can be mapped into the same cache location. A cache ac-<br>Moreover, there are also newer memory devices cess takes two steps. The first step is a selection step where chronous RAM, which provides enough bandwidth and speed the set is indexed. The second step is the tag check step where to be interfaced with a processor directly through pipelining.<br>the tags from the lines are checked and compared against the We can express the average memory address. The size of the set gives the *associativity* of the lowing equation: cache. A cache with set size of one is called a *direct mapped* cache. A set size of two is called a *two-way set-associative* cache. A cache with all lines in one set is called *fully associative.* There are several ways to map the cache line into the cache from the main memory. We illustrate these mapping methods with an example. Assume that there are 8 blocks in For example, a particular computer system has two levels of a cache. An address 11 will map to location 3 in a direct cache between the processor and the main memo mapped cache. The same address will be mapped to either has the same access time as the processor (*t*). L2 cache an location 6 or 7 if the cache is two-way set associative. If the access time 5 times the processor cycle time. Main cache is a four-way associative cache, then the address 11 memory has an access time 50 times the processor may be mapped to locations 4 to 7 of the cache. In a fully cycle time. If we assume that a particular program running associative cache, the address 11 may be mapped into any on this system has an L1 cache hit rate of 95% and an L2 hit location of the cache. Figure 7 shows this example in detail. rate of 70%, the average memory access time will be 1.875*t*. With higher associativity, conflict misses can be reduced. If we use some kind of cleaver design and increase the hit However, such cashes are more complex to build too. In gen- rate of L2 by 5%, the average access time will reduce to eral, associativity trades latency for miss rate. A fully associa- 1.7625*t*. On the other hand, if we introduce another level of tive cache is a CAM; since each address may be mapped to hierarchy between the main memory and L2 cache, which has any location of the cache, a reference to see if an entry is in a hit rate of 60% and an access time of 20*t*, the average access the cache needs to check every tag of the entire cache. When time will reduce further to 1.605*t* instead. By making the a memory location needs to be updated with a new result, we cache smarter and having more levels of cache, we can reduce must update both the cache and the main memory. The *write-* the average memory access time, assuming that the memory

naling whether the block is *dirty* (has changed the content Cache<br>Cache memory provides a fast and effective access time to replaced. Only the block with the dirty bit, set needs to be<br>Cache memory provides a fast and effective access time to replaced. Only the block with the dirty replaced. Only the block with the dirty bit set needs to be When a cache write occurs, it updates the cache and also isthis write and invalidate the cache line in their cache. Write-

cently used (LRU) replacement algorithm. Other algorithms pacity miss. It also wastes memory bandwidth. Level 1 (L1) cache. There is another level of cache which re-Each cache line coexists with a tag that identifies the data sides in the same package (multichip module) with the CPU Moreover, there are also newer memory devices such as syn-We can express the average memory access time with the fol-

$$
T_{\text{avg}} = \sum_{i=j}^{p_i} \left[ p_i \prod_{j=j}^{i-j} (1 - p + j) t_{t_i} \right] + \prod_{i=j}^{p_i} (1 - p_i) t_{\text{m}}
$$

cache between the processor and the main memory. L1 cache



**Figure 7.** Mapping methods. (a) Direct mapped. (b) Two-way set associative. (c) Four-way set associative. (d) Fully associative.

nately the trend says otherwise. The speed gap between is smaller than the total memory space, eventually all space DRAM and CPU continues to grow. The following scenario in the physical memory will be filled. After the physical memexplains the effect of this gap. In most programs, 20% to 40% ory is filled and a new page needs to be brought in, we must that references the memory with 25% of its instruction means replacing an existing page is called *swapping.* If the total that, on average, during execution every fourth instruction memory space required by a program is much larger than the references memory. The previous memory system, with three physical memory space, we may thrash the computer by levels of cache, will reach this barrier when the average mem- swapping back and forth pages which have been used reory cycle time (in multiples of processor cycle time) reaches cently. There also might be another level of indirection when 450*t*. That is, at the speed ratio the computer system perfor- the number of pages is too many. We call it the *directory table.* mance running this program is totally determined by memory In this case a virtual address must be translated and used to speed. Making the processor faster will not affect the wall look up the directory table to find the page table fist. Then a clock to complete the program. We call this the ''memory page entry is located within the page table where it has been

A virtual memory system provides a memory space that is<br>larger than the actual physical memory size of application<br>program being executed. In a computer system the size of the<br>total memory space is usually defined by the i memory space is typically governed by the width of the computer data path, since a computer uses the arithmetic unit of the CPU to calculate addresses. For example, a 32-bit processor usually has a memory space of size 4 GB (2 to the **System Level Organization** power of 32). We refer to this type of memory space as linear address space. A clear exception to this rule is the Intel Archi- So far, we have not specified the exact size of a memory entry. tecture (or 86 architecture). The 32-bit Intel Architecture A commonly used memory entry size is one byte. For histori- (IA-32) uses segmentation to manage its memory and gives a cal reasons, memory is organized in bytes. A byte is usually larger space than 4 GB. Nevertheless, all modern processors the smallest unit of information transferred with each memdivide the entire memory space into chunks which are called ory access. Wider memory entry is becoming more popular as *pages.* The size of a memory chunk is called page size. A typi- the CPU continues to grow in speed and complexity. There cal page size is about a few kilobytes. A special program are many modern systems which have a data width wider called operation system (OS) manages the pages by setting up than a byte. A common size is a double word (32-bit), for exa page table. A page table keeps track of pages that are actu- ample, in current desktop computers. As a result, memory in ally in the physical memory. When a process makes a memory bytes is organized in sections of multibytes. However, due to reference by issuing a virtual address, this is translated into need for backward compatibility, these wide datapath sys- (1) an index in the page table in order to locate the page this tems are also organized to be byte addressable. The maximum address is in and (2) an offset within the located page. If the width of the memory transfer is usually called *memory word* page that it looks up is not in the physical memory, a page *length,* and the size of the memory in bytes is called *memory*

access time keeps up with the processor cycle time. Unfortu- ondary memory (usually a disk). Since the physical memory of the instructions reference memory; a particular program replace the existing page with a new page. This process of wall." located. Then an offset into the page table is used to locate the entry of the physical memory, which is being accessed. **Virtual Memory Virtual Memory The looking up of tables required for every memory access can** 

fault occurs. *Demand paging* brings that page in from the sec- *capacity.* Since there are different memory device sizes, the



memory system can be populated with different-sized memory described by an *r*-bit of row address and a *c*-bit of column devices. For example, a 4 Mbyte of main memory (physical memory) can be put together with eight 4 Mbit  $\times$  1 chips as depicted in Fig. 8. It can also be designed with eight  $512$  of the memory array increases, the row enable lines as well Kbyte  $\times$  8-memory devices. Moreover, it can also be organized as the column bit lines become longe Kbyte  $\times$  8-memory devices. Moreover, it can also be organized as the column bit lines become longer. In order to reduce the with a mixture of different-sized devices. These memory chips capacitive load of a long row ena with a mixture of different-sized devices. These memory chips capacitive load of a long row enable line, the row decoders, are grouped together to form memory modules. SIMM is a sense amplifiers and column multiplexers are are grouped together to form memory modules. SIMM is a sense amplifiers, and column multiplexers are often placed in commonly used memory module which is widely used in cur-<br>the middle of divided matrices of cells as illus commonly used memory module which is widely used in cur-<br>rent desktop computers. Similarly, a memory space can also 10 By designing the multiplexer differently we are able to rent desktop computers. Similarly, a memory space can also 10. By designing the multiplexer differently we are able to be populated by different types of memory devices. For exam-construct memory with different output widt be populated by different types of memory devices. For exam-<br>ple, out of the 4MB space, some may be SRAM, some may be  $\times 1 \times 8 \times 16$  and so on. In fact, memory designers make

Physically, within a memory device, cells are arranged in a<br>two-dimensional array, with each of the cells capable of stor-<br>ing one bit of information. Specifying the desired row and column addresses will access this matrix of cells. The individual **Memory Interleaving**<br>
row enable line is generated using an address decoder while<br>
the column is selected through a multiplexer. There is usually Interleaving the column is selected through a multiplexer. There is usually cessing. Figure 9 illustrates this general memory cell array independently. The latency of DRAM access, which is long

**Figure 8.** Eight 4  $M \times 1$  chips used to construct a 4 Mbyte memory.

address. With the total number of  $r + c$  address bits, this memory structure contains a  $2^{r+c}$  number of bits. As the size ple, out of the 4MB space, some may be SRAM, some may be<br>
PROM, and so on. In fact, memory designers make<br>
PROM, and some may be DRAM. They are used in the system<br>
for different purposes. We will discuss the differences o **Memory Device Organization** width. Due to the limit of board size, often several memory medule on a specialized to form a memory module on a specialized

a sense amplifier between the column bit line and the multi- (memory banks) that increases the sustainable memory bandplexer input to detect the content of the memory cell it is ac- width. Each leaf can process a memory request for a processor



**Figure 9.** Generic 2-D memory structure.



**Figure 10.** Divided memory structure.

### **538 MEMORY ARCHITECTURE**

cessor when overlapped memory access is initiated in multi- plied at the second level of poly-silicon, the MOS remains to ple memory leaves. be turned off. The absence of a charge on the floating gate

major categories: ROM and RAM. We will describe these dif-<br>formulation process technologies. EPROM metal width require-<br>formulations of deviate in the following actions

In many systems, it is desirable to have the system level soft-<br>ware (e.g., BIOS) stored in a read-only format, because these<br>type of programs are seldom changed. Many embedded sys-<br>tems also use ROM to store their softwar ory can be read out reliably by a simple turn<br>trement-sensing circle. PROM provides new applications where erase is done without equit without worrying about reliably by a simple turnt<br>effective switch position at the int cell. When a fuse is blown, no connection can be established<br>when the cell is selected using the ROW line, and thus a zero<br>is routed becation, which results in an average write time comparable<br>is stared. Otherwise, with th is stored. Otherwise, with the fuse intact, logic one is repre-<br>sented. The programming is done through a programmer<br>called PROM programmer or PROM burner. It is sometimes<br>inconvenient to programme the ROM only once. Thus inconvenient to program the ROM only once. Thus the eras-<br>subsequent erasure will drain an equal amount of free charge in<br>electrons) from each cell. Failure to equalize the charge in<br>each product on the ROM is called able PROM is designed. This type of erasable PROM is called (electrons) from each cell. Failure to equalize the charge in<br>EPROM The programming of a cell is achieved by avalanche each cell prior to erasure can result in th EPROM. The programming of a cell is achieved by avalanche each cell prior to erasure can result in the overerasure of injection of high-energy electrons from the substrate through some cells by dislodging bound electrons i injection of high-energy electrons from the substrate through some cells by dislodging bound electrons in the floating gate<br>the oxide. This is accomplished by applying a high drain and driving them out. When a floating gat the oxide. This is accomplished by applying a high drain and driving them out. When a floating gate is depleted in this voltage causing the electrons to gain enough energy to jump way, the corresponding transistor can neve voltage, causing the electrons to gain enough energy to jump way, the corresponding transistor can ne<br>over the 3.2 eV barrier between the substrate and silicon di-<br>again, thus destroying the flash EEPROM. over the 3.2 eV barrier between the substrate and silicon dioxide, thus collecting charge at the floating gate. Once the applied voltage is removed, this charge is trapped on the **Random Access Memory** floating gate. Erasing is done using an ultraviolet (UV) light eraser. Incoming UV light increases the energy of electrons RAM stands for random access memory. It is really read-and-<br>tranned on the floating gate. Once the energy is increased write memory because ROM is also random acc trapped on the floating gate. Once the energy is increased write memory because ROM is also random access in the<br>above the 3.2 eV barrier it leaves the floating gate and moves sense that given an address randomly, the corr above the 3.2 eV barrier, it leaves the floating gate and moves toward the substrate and the selected gate. Therefore these try is read. RAM can be categorized by the duration its con-<br>EPROM chins all have a window on their package where tent can last. Static RAM's contents will always  $EPROM$  chips all have a window on their package where erasing UV light can reach inside the package to erase the as long as power is applied. On the other hand, a DRAM content of cells. The erase time is usually in minutes. The needs to the refreshed every few milliseconds. However, most presence of a charge on the floating gate will cause the metal RAMs by themselves are volatile, which means that without oxide semiconductor (MOS) transistor to have a high thresh- the power supply their content will be lost. All of the ROMs

compared with the CPU clock rate, is hidden from the pro- old voltage. Thus even with a positive select gate voltage apcauses the MOS to have a lower threshold voltage. When the **MEMORY DEVICE TYPES** gate is selected, the transistor will turn on and give the oppo-<br>site data bit. EPROM technologies that migrate toward As mentioned before, according to the functionality and char-<br>acteristics of memory, we may divide memory devices into two<br>major external description of  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  an ferent types of devices in the following sections. We allow vancing process technologies. EPROM metal width require-<br>ments limit bit-lines spacing, thus reducing the amount of **Read-Only Memory**<br> **high-energy photons that reach charged cells. Therefore,**<br> **EPROM** products built on submicron technologies will face<br> **In many systems, it is desirable to have the system level soft-**<br> **longer and lon** 



with depletion transistor load. (b) Four-transistor SRAM cell with ment naturally or are emitted from the package that houses<br>Poly-resistor load. (c) CMOS Six-transistor SRAM cell. (d) Five-tran-<br>the DRAM die. If an alpha Poly-resistor load. (c) CMOS Six-transistor SRAM cell. (d) Five-tran-<br>sistor SRAM die. If an alpha particle hits a storage cell, it may<br>change the state of the memory. Since alpha particles can be

drop, when the word enable line is strobed. This difference in sometimes arranged to have fewer rows and more columns. voltage between the bit and bitbar lines is sensed by the sense amplifier, which produces the read result. During a write process, one of the bit/bitbar lines is discharged, and by strobing the word enable line the desired data are forced into the cell before the word line goes away.

The main disadvantage of SRAM is in its size since it takes six transistors (or at least four transistors and two resistors) to construct a single memory cell. Thus the DRAM is used to improve the capacity. Figure 12 shows the corresponding circuits for different DRAM cells. There is the four-transistor DRAM cell, the three-transistor DRAM cell, and the one-transistor DRAM cell. In a three-transistor cell DRAM, writing to the cell is accomplished by keeping the Read line low [refer to Fig. 12(b)] while strobing the Write line, and the desired data to be written are kept on the bus. If a one is desired to be stored. The gate of T2 is charged turning on T2. This charge will remain on the gate of T2 for a while before the leakage current discharge it to a point where it cannot be used to turn on T2. When the charge is still there, precharging the bus and strobing the Read line can perform a read. If a one is stored, then both T2 and T3 are on during a read, causing the charge on bus to be discharged. The sense ampli-(**c**) fier can pick up the lowering of voltage. If a zero is stored, then there is no direct path from bus to GND; thus the charge **Figure 12.** Different DRAM cells.

on bus will remain. To further reduce the area of a memory cell, a single transistor cell is often used and is most common in today's commercial DRAM cell. Figure 12(c) shows the onetransistor cell with a capacitor. Usually two columns of cells are the mirror image of each other to reduce the layout area. The sense amplifier is shared. In this one-transistor DRAM cell, there is a capacitor used to store the charge, which determines the content of the memory. The amount of the charge in the capacitor also determines the overall performance of the memory. Putting either a 0 or 1 (the desired data to store) does the writing on the read/writing line. Then the row select line is strobed. A zero or one is stored in the capacitor as charge. A read is performed by precharging the read/write line and then strobing the row select. If a zero is stored due to charge sharing, the voltage on the read/write line will decrease. Otherwise the voltage will remain. A sense amplifier is placed at the end to pick up if there is a voltage change or not. DRAM differs from SRAM in another aspect. As the density of DRAM increases, the amount of charge stored in a cell also reduces. It becomes more subjective to noise. One type (**c**) (**d**) **c** also requires. The becomes more subjective to moise. One type (**d**) **Figure 11.** Different SRAM cell circuits. (a) Six-transistor SRAM cell particles are helium nuclei, which are present in the environchange the state of the memory. Since alpha particles can be reduced but not eliminated, some DRAMs institute error detection and correction techniques to increase their reliability.

mentioned in the previous section are nonvolatile. RAM can Since DRAM loses the charge with time, it needs to be rebe made nonvolatile by using a backup battery. freshed periodically. Reading the information stored and writ-Figure 11 shows various SRAM memory cells (6T, 5T, and ing it back does refresh. There are several methods to perform 4T). The six-transistor (6T) SRAM cell is the most commonly refresh. The first is *RAS-only refresh.* This type of refresh is used SRAM. The crossed-coupled inverters in a SRAM cell done row by row. As a row is selected by providing the row retain the information indefinitely as long as the power sup- address and strobing RAS, all memory cells in the row are ply is on, since one of the pull-up transistors supplies current refreshed in parallel. It will take as many cycles as the numto compensate for the leakage current. During a read, the bit ber of rows in the memory to refresh the entire device. For and bitbar lines are pre-charged while the word enable line is example, a  $1M\times1$  DRAM which is built with 1024 rows and held low. Depending on the content of the cell, one of the lines columns will take 1024 cycles to refresh the device. In order is discharged a little bit, causing the precharged voltage to to reduce the number of refresh cycles, memory arrays are



# **540 MEMORY ARCHITECTURE**

The address, however, is nevertheless multiplexed as two ory interface access, (2) memory hierarchy, (3) memory orgaevenly divided words (in the case of  $1M \times 1$  DRAM the address nization, and (4) memory devices. As projected, memory deword width is 10 bits each for rows and columns). The higher- vice size will continue to shrink and its capacity will continue order bits of address lines are used internally as column ad- to increase. Two newly merged memory architecture techdress lines, and they are ignored during the refresh cycle. No niques to speed up computing systems are: (1) synchronous CAS signal is necessary to perform the RAS-only refresh. linked high-speed point-to-point connection and; (2) merged Since the DRAM output buffer is enabled only when CAS is DRAM/logic. asserted, the data bus is not affected during the RAS-only refresh cycles. Another method is called *hidden refresh.* Dur-**GLOSSARY** ing a normal read cycle, RAS and CAS are strobed after the **GLOSSARY** respective row and column addresses are supplied. Instead of<br>restoring the CAS signal to high after the read, several RAS<br>maller and faster memory that is used to speed<br>may be asserted with the corresponding refresh row ad may be asserted with the corresponding refresh row address. up the average memory access time.<br>This refresh style is called the hidden refresh cycles. Again **CAM.** Content addressable memory. This special memory is This refresh style is called the hidden refresh cycles. Again **CAM.** Content addressable memory. This special memory is since the CAS is strobed and not restored, the output data accessed not by an address but by a key, wh since the CAS is strobed and not restored, the output data accessed not by an address are not affected by the refresh cycles. The number of refresh the content of the memory. are not affected by the refresh cycles. The number of refresh cycles performed is limited by the maximum time that CAS **DRAM.** Acronym for dynamic random access memory. This signal may be held asserted. One more method is named memory is dynamic because it needs to be refreshed perio *CAS-before-RAS refresh* (self-refresh). In order to simplify and cally. It is random access because it can be read and written speed up the refresh process, an on-chip refresh counter may randomly.<br>be used to generate the refresh address to the array. In such **Interlects** be used to generate the refresh address to the array. In such<br>a case, a separate control pin is needed to signal to the DRAM<br>to initiate the refresh cycles. However, since in normal op-<br>erating RAS is always asserted befor and it is the most commonly used refresh mode in 1 Mbit **Memory cycle time.** The time between subsequent address DRAMs. One discrepancy needs to be noted. In this refresh issues to a memory device. cycle the WE $\sim$  pin is a "don't care" for the 1 Mbit chips. How- **Memory hierarchy.** Organize memory in levels to make the ever, the 4 Mbit specifies the CAS-before-RAS refresh mode speed of memory comparable to the processor.<br>with  $WE \sim$  pin held at high voltage. A CAS-before-RAS cycle Momeny later as a share between addwith WE~ pin held at high voltage. A CAS-before-RAS cycle **Memory latency.** The delay between address issue and with WE~ low will put the 4 Meg into the JEDEC-specified data valid. test mode (WCBR). In contrast, applying a high to the test  $\mu$  **Memory read.** The process of retrieving information from pin enters the 1 Meg test mode. All of the above-mentioned memory. three refresh cycles can be implemented on the device in two<br>ways. One method utilizes a distributed method, and the sec. **Memory write.** The process of storing information into ways. One method utilizes a distributed method, and the sec-<br>not method uses a wait-and-burst method. Devices using the memory. ond method uses a wait-and-burst method. Devices using the first method refresh the row at a regular rate utilizing the **ROM.** Acronym for read-only memory. CBR refresh counter to turn on rows one at a time. In this **SRAM.** Acronym for static random access memory. This type of system, when it is not being refreshed, the DRAM can memory is static because it does not need to be type of system, when it is not being refreshed, the DRAM can memory is static because it does not need to be refreshed. It<br>be accessed and the access can begin as soon as the self-re-<br>is random access because it can be rea be accessed and the access can begin as soon as the self-re-<br>fresh is done. The first CBR pulse should occur within the  $\mathbf{x}_{t+1}$  and means on  $\Lambda$  with the space it can be read to the characteristic The mesh is done. The first CBK pulse should occur within the<br>time of the external refresh rate prior to active use of the<br>DRAM to ensure maximum data integrity and must be exe-<br>DRAM to ensure maximum data integrity and mu cuted within three external refresh rate periods. Since CBR SHIH-LIEN L. LU<br>refresh is commonly implemented as the standard refresh, Oregon State University this ability to access the DRAM right after exiting the selfrefresh is a desirable advantage over the second method. The second method is to use an internal burst refresh scheme. Instead of turning on rows at a regular interval, a sensing cir- **MEMORY, CACHE PROTOCOLS.** See CACHE MEMORY cuit is used to detect the voltage of the storage cells to see if  $_{\text{PROTOCLS}}$ , they need to be refreshed. The refresh is done with a serial of  $_{\text{MEMORY}}$ they need to be refreshed. The refresh is done with a serial of **MEMORY CIRCUITS.** See BICMOS MEMORY CIRCUITS, refresh cycles one after another until all rows are completed. **MEMORY CIRCUITS, BIPOLAR.** See BIPOLAR MEMORY During the refresh, other access to the DRAM is not allowed. CIRCUITS.

Memory is becoming the determining factor in the perfor-<br>mance of a computer. In this section we discussed four aspects **MEMORY, QUANTUM STORAGE.** See QUANTUM STORmance of a computer. In this section we discussed four aspects of the memory architecture. These four aspects are (1) mem- AGE DEVICES.

memory is dynamic because it needs to be refreshed periodi-

- 
- **MEMORY, MAGNETIC BUBBLE.** See MAGNETIC BUB-**CONCLUSION** BLE MEMORY.
	- **MEMORY-MAPPED FILES.** See APPLICATION PROGRAM IN-
	-

**MESSAGE PASSING.** See DISTRIBUTED MEMORY PARALLEL SYSTEMS.

**METACOMPUTING.** See HETEROGENEOUS DISTRIBUTED COMPUTING.

**METAL-INSULATOR-SEMICONDUCTOR (MIS)**

**TRANSMISSION LINES.** See SLOW WAVE STRUCTURES. **METALLURGY OF BETA TUNGSTEN SUPERCON-**

**DUCTORS.** See SUPERCONDUCTORS, METALLURGY OF BETA TUNGSTEN.

**METAL-METAL INTERFACES.** See BIMETALS.

**METAL-SEMICONDUCTOR BOUNDARIES.** See

OHMIC CONTACTS.