DIGITAL LOGIC CIRCUITS

Digital logic circuits can be classified into *combinational* and *sequential* circuits. Combinational logic circuits are digital circuits characterized by the fact that the logic values computed at their outputs are a function only of the present input values. Sequential circuits are digital systems whose outputs depend on the present inputs and also on the previous input values. Although combinational logic circuits consist of a network of interconnected logic gates, sequential circuits also contain memory elements which remember the history of the previous input patterns. These memory elements are implemented as *registers* or *flip-flops,* and their unique configurations represent the *states* of the sequential circuit. Thus, the outputs of a sequential circuit depend on the present inputs and the present internal state stored in these memory elements. Because of their inherent sequential nature, sequential circuits are harder to test than combinational circuits because more information is required to identify their faulty operation.

CONVENTIONAL TEST METHODS AND TEST ENVIRONMENTS

Figure 1 shows a conceptual environment for testing a logic circuit. The unit under test (UUT) is connected to its tester via an interface circuitry which consists of drivers, receivers, contact probes, and cable connections. In its most basic form, testing consists of applying *stimuli* to a UUT and comparing its *responses* with the known fault-free behavior. To obtain fault-free responses, test engineers often stimulate a verified fault-free unit simultaneously with the UUT using the same test patterns. Instead of an actual circuit, a hardware emulation or a software model of the designed system can also be used to obtain fault-free responses. Fault-free responses may also be available as the functional specifications of the product.

With increasing circuit densities, large and complex digital circuits are being assembled on a chip. This has led to greater difficulties in accessing individual circuit components. To cope

In its broadest sense, testing means to examine a product, to ensure that it functions correctly and exhibits the properties it was designed for. Correct functioning of an electronic computer system relies on fault-free hardware and software components. The subject of this article is testing digital logic **Figure 1.** A typical testing environment applying test patterns to a circuits using test equipment and related testing aides, so as UUT via a test interface to detect malfunction and incorrect behavior. fault-free responses.

UUT via a test interface and comparing its output responses with the

LOGIC TESTING

592 LOGIC TESTING

with this problem, there have been continuing efforts to develop test points within the circuits and to develop miniature probes to access circuit components via these test points. Because logic circuits perform many functions, process a large amount of data, and are increasingly complex, it has also become impossible for test engineers to test them manually. Such problems, in combination with the advancement of computer technology and data acquisition systems, have led to the emergence of *automatic test equipment* (ATE). ATE uses **Figure 2.** Faulty operation of a circuit due to a stuck-at-0 fault at patterns, called *test vectors*, and applies these vectors to the line A. inputs of the UUT through the test interface. ATE acquires the responses from the outputs of the UUT and automatically
compared with the expected fault-free responses to identify
ideal (fault-free) unit. If these responses are not in
agreement, errors are registered automatically

and tear.
In general, direct mathematical treatment of physical fail-Functional Testing

ures and fabrication defects is not feasible. Thus, test engi- There is no established definition of functional testing per se. neers model these faults by *logical faults,* which are a conve- In its most general sense, functional testing means testing to nient representation of the effect of physical faults on ascertain whether or not a UUT performs its intended func-

are fault-free and only their interconnections are defective. fication. Functional testing is targeted toward a specific fault These logical faults can represent many different physical model or is performed without any fault models. In the former faults, such as opens, shorts with power or ground, and inter- approach, tests are generated for a UUT that detect faults nal faults in the components driving signals that keep them defined by such models. The latter tries to derive tests based stuck-at a logic value. A *short* results from unintended inter- on the specified fault-free behavior. Another approach defines connection of points, while an *open* results from a break in a an implicit fault model (also known as the *universal fault* connection. A short between ground or power and a signal *model*) which assumes that *any* fault can occur. Functional line can result in a signal being *stuck* at a fixed value. A sig- tests detecting any fault are said to be *exhaustive* because nal line when shorted with ground (power) results in its being *stuck-at-0* (*stuck-at-1*) and the corresponding fault is called a *s-a-0* (*s-a-1*) fault.

Figure 2 illustrates the effect of an *s-a-0* fault at line *A* on the operation of a circuit. An input signal to an AND gate when shorted to ground $(s-a-0)$ results in its output always being *s-a-0.* This, if line *A* is *s-a-0,* irrespective of the values at all other inputs of the circuit, output *Z* will always evaluate incorrectly to logic value 0. In such a way, the presence of a stuck-at fault may transform the original circuit to one within a different functionality. Testing for physical defects and failures is carried out by applying input vectors that excite the stuck-at faults in the circuit and propagate their effect to the **Figure 3.** A combinational circuit (a) and its truth table (b). All poscircuit outputs. The observed responses to the test vectors are sible input combinations are required for exhaustive testing.

manufacturer. Testing for physical defects and failures is be-FAULT MODELS AND TESTING TYPES for a the scope of this article. The interested reader is re-
ferred to Ref. 1 for a thorough treatment of the subject.

An instance of an incorrectly operating UUT is called an *error* Design verification testing is carried out to test for design or a *fault*. Incorrect and erroneous operation can be attributed any ropy are appropriate mod

system operation. tions correctly (2). Thus, functional testing validates the cor-Such fault models assume that the components of a circuit rect operation of a system with respect to its functional speci-

Table 1. Required Vectors for Pseudoexhaustive Testing Are a Subset of the Set of Vectors Required for Exhaustive Testing

Inputs			Outputs	
α		ϵ	x	

cause of their exhaustive nature, such tests are impractical *tioning techniques* can be used to achieve pseudoexhaustive for large circuits. It is often possible to use some knowledge testing. Using partitioning techniques, circuits are partiabout the structure (or functionality) of the circuit to narrow tioned into *segments* so that the outputs of the segments dethe universe of detected faults. Test sets thus obtained are pend only on their local inputs. Then each segment is exhaus-

Exhaustive tests detect all possible faults defined by the unitical morth of the 2¹⁴ vectors re-
versal fault model. In a combinational circuit with *n* inputs, just 356 test vectors, a small fraction of the 2¹⁴ vecto

tively as a ''black box'' without any knowledge of its structure, all of the vectors shown in Fig. 3(b) have to be applied. On **SEQUENTIAL CIRCUIT TESTING** the other hand, if some information about the underlying structure of the circuit and the input/output dependence is Testing of sequential circuits is a much more involved process

does not depend on input *c.* Similarly, output *y* depends only on inputs *b* and *c.* Because of such a *partial dependence* of outputs on the inputs, it is sufficient to test output x exhaustively with respect to inputs *a* and *b*, and similarly output *y* with respect to inputs *b* and *c*. Thus, as shown in Table 1, just four vectors are required to test this circuit pseudoexhaustively. However, a fault caused by a "short" between input lines *a* and *c* (known as a *bridging fault*) cannot be detected by the test set shown in Table 1. Except for such faults, all faults defined by the universal fault model can be detected.

The previous method, however, cannot be applied to *totaldependence* circuits, where at least one primary output dethey completely exercise fault-free behavior. However, be- pends on all primary inputs. In such cases, circuit *parti*significantly smaller and are *pseudoexhaustive*. tively tested with respect to its inputs. Figure 4 shows a circuit partitioned into segments. Each segment can be ex-EXHAUSTIVE AND PSEUDOEXHAUSTIVE TESTING
OF COMBINATIONAL LOGIC CIRCUITS
OF COMBINATIONAL LOGIC CIRCUITS
exhaustive testing of a commercial 4-bit arithmetic and logic

available, only a subset of the vectors may be sufficient to test compared with testing of combinational circuits because the the circuit pseudoexhaustively. For the example circuit shown response of a sequential circuit is a function of its primary in Fig. 2(a), the output *x* depends only on inputs *a* and *b* and inputs and also of its internal states. In general, it is custom-

Figure 4. Circuit partitioning into segments for pseudoexhaustive testing.

tion graph (STG). Use of such representations allows the de- *identification* and *fault-detection* experiments. signers and test engineers to better understand the behavioral characteristics and functionalities of sequential circuits. **Fault-Detection and State-Identification Experiments**

Figure 5 shows a graphical and a tabular representation of a of the machine or detect its faulty behavior. finite-state machine. The vertices in the STG represent the The experiments designed to identify the states of an FSM states of the machine and the arcs represent the transitions distinguish one state of the machine from the other. They are between the states. In response to a set of inputs, a finite- known as *state-identification* or *state-distinguishing* experistate machine transits from its *current* internal state (also ments. In such experiments, it is often required to drive the called present state) to a *next* state and produces a set of out- machine either to a uniquely identifiable state, or to a preputs. The states of an FSM are assigned binary encodings and specified state. A machine is made to visit different states by are physically implemented with synchronous delay elements. applying various input sequences, and called flip-flops or registers. Each state of the machine is rep- mined by observing the output responses of the machine. It is resented by the set of values in the registers. In such a repre- customary to call the state, in which the machine resides besentation, there in an inherent assumption of *synchronization* fore applying any input sequence, the *initial* state. The state that is not explicitly represented in the STG or the STT. Be- in which the machine resides after applying an input secause of this synchronization, the data stored in the registers is sampled by a signal called *clock,* the next state is entered and the output is produced.

A canonical structure of a synchronous sequential circuit is shown in Fig. 6. It is composed of a combinational logic component whose present state inputs (*y*) and the next state outputs (*Y*) are connected by a feedback loop involving the state registers. The primary inputs are represented as *x* and the primary outputs as *z*. In response to a known input sequence, the succession of states traversed by an FSM and the output responses produced by the machine are specified *uniquely* by its state representation (STT or STG). Thus, under the universal fault model, faults or errors in sequential circuits are accounted for by any fault that modifies the statetransition representation of the underlying FSM. To detect faulty behavior and identify the faults in sequential circuits, **Figure 6.** A canonical representation of an FSM.

ary to model a sequential circuit as a finite automaton or a test engineers apply various input sequences to compare the *finite-state machine* (FSM). An FSM can be represented by a observed output values with the known responses derived state-transition table (STT), or by its equivalent state-transi- from the state table. Such experiments are known as *state-*

It also allows them the flexibility to apply various Boolean
and mathematical transformations without any explicit
knowledge of the underlying technology. Before delving into
the details of sequential circuit testing, it FSM Representation **FSM Representation** responses, the experimenter has either to identify the states

applying various input sequences, and these states are deter-

Homing experiments are generally conducted to bring a machine from an unknown state to a uniquely identifiable fi- • initializing the machine to a known starting state by usnal state. In these experiments, a sequence of inputs is ap- ing a synchronizing sequence; plied to the machine to bring it to a final state. The final state verifying that the machine has *n* states; in which the machine resides is identified uniquely from the werifying every entry in the state table by exercising all machine's response to the input sequence. Such an input sequence is known as a *homing sequence*. Cons machine *M* and its state table shown in Table 2(a). A homing For the first part of the experiment, initialization is accom-
sequence for this machine is $X_h = \langle 101 \rangle$. The final state of the plished by using the synchron sequence for this machine is $X_h = (101)$. The final state of the plished by using the synchronizing sequence, which brings machine is uniquely determined from the response of the ma-
the machine to a unique state S. Now th machine is uniquely determined from the response of the ma-
chine *M* to this input sequence. As can be seen from Table initial state for the rest of the experiment. To check whether chine *M* to this input sequence. As can be seen from Table initial state for the rest of the experiment. To check whether $2(b)$, if the output response is (000) , then it can be said, be-
or not the machine has *n* stat 2(b), if the output response is (000) , then it can be said, be-
yond doubt, that machine M is in final state S_0 . Similarly, the printe input sequences that cause it to visit all possible states. yond doubt, that machine *M* is in final state S_0 . Similarly, the priate input sequences that cause it to visit all possible states.
output response $\langle 101 \rangle$ means that the machine is in final Each state is distingui output response $\langle 101 \rangle$ means that the machine is in final Each state is distinguished from the others by observing the state S_3 . Though a machine may possess more than one hom-
output responses to the distinguishin state *S*₃. Though a machine may possess more than one hom-
ing sequence, the shortest one is usually of interest.
course of this testing experiment, if the machine has not pro-

To initialize a machine to a known state, a *synchronizing* duced the expected output, it is concluded that a fault exists.
Sequence X_s is applied. This sequence takes the machine to a Finally, to conclude the experiment *sequence* X_s is applied. This sequence takes the machine to a Finally, to conclude the experiment, it is required to verify prespecified final state, regardless of the output or the initial every state transition. The prespecified final state, regardless of the output or the initial every state transition. The desired transitions are exercised state. For example, the sequence $X = (10101)$ synchronizes by applying the appropriate input a state. For example, the sequence $X_s = \langle 10101 \rangle$ synchronizes by applying the appropriate input, and each transition to a
the machine M to state S_3 , regardless of its initial state. Not state is verified with the help the machine *M* to state *S*₃, regardless of its initial state. Not state is verified with the help of the distinguishing sequence.
all machines, however, possess such a sequence. The applica-
Fault-detection experiments all machines, however, possess such a sequence. The applica-
tion of a *distinguishing sequence* X_d produces a different out-
distinguishing sequences are complicated, and the resulting tion of a *distinguishing sequence* X_d produces a different out-
put sequences are complicated, and the resulting
put sequence for each initial state of the machine, and thus
experiments are very long. Thus, the design o distinguishes among its different states. Hence, the state of ble" sequential circuits that possess some distinguishing sethe machine before applying X_d is uniquely identified by its quence has been a subject of extensive research. output response to X_d . Note that every distinguishing se-
quence is also a homing sequence, but the converse is not al-
quential machines are based on deriving the information from quence is also a homing sequence, but the converse is not al-
ways true. A comprehensive treatment of state-identification the state table of the circuit. These methods are exhaustive ways true. A comprehensive treatment of state-identification the state table of the circuit. These methods are exhaustive, experiments can be found in Refs. 5 and 6.

The input sequences described previously are helpful for quential circuits that can be structured as iterative logic
identifying and differentiating the states of a machine and arrays (ILAs) pseudoexhaustive testing techni identifying and differentiating the states of a machine and arrays (ILAs), pseudoexhaustive testing techniques can be also to detect the machine's faulty behavior. Any input se-
used to test them efficiently. Recently, the also to detect the machine's faulty behavior. Any input se-
quence that detects any fault defined by the universal fault fying the correctness of sequential machines has received a quence that detects any fault defined by the universal fault fying the correctness of sequential machines has received a
model must distinguish a given *n*-state sequential machine lot of attention. Formal methods have bee model must distinguish a given *n*-state sequential machine lot of attention. Formal methods have been developed to ver-
from all other machines with the same inputs and outputs if the equivalence of sequential circuits ag from all other machines with the same inputs and outputs ify the equivalence of sequential circuits against their finite-
and at most *n*-states (7). The fault-detection experiments, de-
state machine models. A recent tex signed to identify faulty behavior of the machines, are also information on the subject.

Table 2. Machine *M***: (a) State Transition Table, (b) Response to its Homing Sequence 101** Inputs Present State Next State Outputs

mpaw	LIGOUID DUADU	THORE DUCK	Outputs
0	$S_{\rm 0}$	$\boldsymbol{S_3}$	0
	\boldsymbol{S}_0	\boldsymbol{S}_1	
0	\boldsymbol{S}_1	\boldsymbol{S}_1	
	\boldsymbol{S}_1	\boldsymbol{S}_0	
0	\boldsymbol{S}_2	\boldsymbol{S}_0	
	\boldsymbol{S}_2	\mathcal{S}_3	
0	\mathcal{S}_3	\boldsymbol{S}_2	
1	\boldsymbol{S}_3	\boldsymbol{S}_3	1
	(a)		
Initial State	Response to Sequence 101		Final State
\boldsymbol{S}_0	000		$S_{\scriptscriptstyle 0}$
	\mathcal{S}_1 001		\mathcal{S}_3
\boldsymbol{S}_2	101		\mathcal{S}_3
\mathcal{S}_3	101		\boldsymbol{S}_3
	(b)		

-
-
-

g sequence, the shortest one is usually of interest. course of this testing experiment, if the machine has not pro-
To initialize a machine to a known state, a *synchronizing* duced the expected output, it is concluded tha

experiments are very long. Thus, the design of "easily testa-

eeriments can be found in Refs. 5 and 6. and 6. and thus have practical limitations for large circuits. For se-
The input sequences described previously are helpful for a quential circuits that can be structured as iterati state machine models. A recent text (8) is a good source of

DESIGN FOR TESTABILITY AND SELF-TEST TECHNIQUES

For finite state machines with a large number of states, distinguishing and synchronizing sequences become unreasonably long, resulting in long test application times. Hence, it is desirable to design circuits in such a way that they are easier to test. Small circuit modifications can aid in the testing process by providing easier or direct access to test points, can shorten the length of input test patterns, reduce test application time, while preserving the intended design behavior. Techniques which modify the circuit to make it easily testable are commonly called *design for testability* (DFT) techniques.

Scan Test

One of the most widely used DFT techniques is *scan design.* The rationale behind the scan design approach is to convert a sequential circuit into a combinational one in order to make it easier to test. This is carried out by modifying the registers (flip–flops) to enable their access directly through their inputs

the test equipment has virtually direct access to the registers
which enables the application of test vectors directly on the
combinational logic. Since the number of input and output
(IO) pins on a chip is limited, it is

shown in Fig. 7. Test vectors are shifted serially into the reg-
stored into memory. The compressed response is also known
isters via the scan-in input pin, and the output responses to
like the scan-in input pin, and the lem in partial scan design is the selection of scan registers. A lot of research has been devoted to define the criteria to guide
the selection of scan registers. References 9–12 are a good
conformance and interpretability testing

serve output responses in order to validate correct operation. Figure 8 illustrates the general format of a BIST structure. The stimulus generator is responsible for generating test sequences. Exhaustive, random, and pseudorandom approaches are used to generate the test stimuli. In the exhaustive approach, all possible input vectors are generated automatically. An *N*-bit counter is an example of an exhaustive test pattern generator. Random test stimulus generator applies randomly chosen subset of possible input patterns. A *pseudo-***Figure 7.** Scan registers connected serially in serial-scan chain. *random sequence generator* (PRSG) implements a polynomial of some length *N*. It is constructed from a set of registers connected in a serial fashion, called the *linear feedback shift regis*and outputs. These registers are called scan registers. Cir-
cuits with scan registers operate in two modes: (i) the normal back to the input of the LESR. An N-bit LESR cyclos through cuits with scan registers operate in two modes: (i) the normal back to the input of the LFSR. An *N*-bit LFSR cycles through mode of operation, and (ii) the test mode. In the test mode, $2^N - 1$ states before repeating th mode of operation, and (ii) the test mode. In the test mode, $2^N - 1$ states before repeating the sequence, producing a the test equipment has virtually direct access to the registers seemingly random sequence

source of information on the subject.

Scan testing techniques have also been applied to test

printed circuit boards. This technique, called the *boundary*

ent vendors is a challenging task, even when the components

pri **Built-In Self Test** for interconnection and interoperability of information tech-
 $\frac{1}{2}$ is the state of the connucleus of the Built-in self test (BIST) techniques rely on augmenting a cir-
cuit so that it allows itself to generate test stimuli and ob-
cols and other related software products, has also grown manifold. *Conformance testing* combined with *interoperability testing* greatly reduces the problems associated with building multivendor systems.

The term *conformance* refers to meeting the specified requirements. In conformance testing, a product is tested using specified test cases to verify whether or not it violates any of the specified requirements and to validate that it behaves consistently with respect to the options (or functions) that it is said to support. In conformance testing, a product is tested for each specification that it supports. Test engineers often **Figure 8.** A typical built-in self-test structure. use ATE to automate the processes of test purpose and test the test suites. The result of conformance testing is a test report which specifies whether or not the given product 10. K. T. Cheng and V. D. Agarwal, An Economical Scan Design for
Sequential Logic Test Generation, *Proc. Int. Symp. Fault-Tolerant* passes each of the test cases. Conformance testing is carried Sequential Logic Test Generation, *Procurers* or independent testing labora. *Comput.*, 1989, pp. 28–35. out by vendors, procurers, or independent testing labora-

Interoperability testing provides evidence whether a spe-

office product can be made to "interface" effectively with an-

other product implementing the some appelfactions. Vendors 12, P. Kalla and M. J. Ciesielski, A Com other product implementing the same specifications. Vendors a problem using Inplicit State Enumeration, *Proc.*

a product is released. Interoperability testing is also used by

major procurers to check the acceptability o

Acknowledging the previously mentioned problems of con-
formance and interoperability, Open Systems Interconnection MACIEJ J. CIESIELSKI
(OSI) standards have been developed to achieve interoperabil-
ity between equipment f pliers. International Standard (IS) 9646 is a standard devoted to the subject of conformance testing implementations of OSI standards. IS 9646 prescribes how the base standards have to be written, how to produce test suites for these standards, **LOGIC TESTING.** See AUTOMATIC TESTING.
and how the conformance testing process has to be carried **LOG-PERIODIC ANTENNAS.** See DIPOLE ANTENNAS. and how the conformance testing process has to be carried out. A comprehensive description of IS 9646 can be found in **LOG-STRUCTURED FILE SYSTEMS.** See BATCH PRO-Ref. 4 with particular applications to conformance testing of CESSING (COMPUTERS). communication protocols.

PERSPECTIVES

Testing of logic circuits has been an actively researched area for more than three decades. A high degree of automation has been achieved, new theories and techniques have been proposed, and many algorithms and tools have been developed to facilitate the testing process. However, with the unprecedented advances in device technologies and growth in circuit size, testing is becoming increasingly difficult. The high cost and limited performance of test equipment and the high cost of test generation are other problems affecting test engineers. For such reasons, *design for testability* and *self-checking designs* are becoming more and more attractive to the testing community.

BIBLIOGRAPHY

- 1. M. Abramovici, M. A. Breuer, and A. D. Friedman, *Digital Systems Testing and Testable Design,* Piscataway, NJ: IEEE Press, 1990.
- 2. F. F. Tsui, *LSI/VLSI Testability Design,* New York: McGraw-Hill, 1987.
- 3. E. J. McCluskey and S. Bozorgui-Nesbat, Design for autonomous test, *IEEE Trans. Comput.,* **C-33**: 541–546, 1984.
- 4. K. G. Knightson, *OSI Protocol Conformance Testing: IS 9646 Explained,* New York: McGraw-Hill, 1993.
- 5. Z. Kohavi, *Switching and Finite Automata Theory,* New York: McGraw-Hill, 1970.
- 6. A. Gill, State identification experiments in finite automata, *Inf. Control,* **4**: 132– 154, 1961.
- 7. A. D. Friedman and P. R. Menon, *Fault Detection in Digital Circuits,* Englewood Cliffs, NJ: Prentice-Hall, 1971.
- 8. G. D. Hachtel and F. Somenzi, *Logic Synthesis and Verification Algorithms,* Norwell, MA: Kluwer, 1996.
- case generation and also to validate, compile, and maintain 9. V. D. Agarwal et al., A Complete Solution to the Partial Scan
the test suites. The result of conformance testing is a test Problem, Proc. Int. Test Conf., 1987
	-
- tories.

11. V. Chickermane and J. H. Patel, An Optimization Based Ap-

Interpretability testing provides evidence whether a spectrum proves to the Partial Scan Design Problem, Proc. Int. Test Conf.
	-
	-