A computer system's instruction set is the interface between the programmer/compiler and the hardware. Instructions in the instruction set manipulate components defined in the computer's *instruction set architecture* (ISA), which encompasses characteristics of the central processing unit (CPU), register set, memory access structure, and exception-handling mechanisms.

In addition to defining the set of commands that a computer can execute, an instruction set specifies the format of each instruction. An instruction is divided into various fields which indicate the basic command (opcode) and the operands to the command. Instructions should be chosen and encoded so that frequently used instructions or instruction sequences execute quickly. Often there is more than one implementation of an instruction set architecture. This enables computer system designers to exploit faster technology and components, while still maintaining object code compatibility with previous versions of the computer system.

Instruction sets began very simply and then became more complex as hardware gained complexity. By the 1980s, instruction sets had become sufficiently complex that a movement began to return to simpler instruction sets, albeit not the simplicity of the early machines. RISC (reduced instruction set computers) architectures were introduced, in contrast to the CISC (complex instruction set computers), which were then in vogue.

In addition to these *general-purpose* ISAs, special purpose architectures, such as vector and parallel machines, graphics processors, and digital signal processors (DSPs), require ISAs that capture their unique capabilities.

### **GENERAL-PURPOSE INSTRUCTION SETS**

Instructions contain an opcode—the basic command to execute, including the data type of the operands—and some number of operands, depending on hardware requirements. Historically, some or all of the following operands have been included: one or two data values to be used by the operation

(source operands), the location where the result of the opera- added [by either moving the operands to registers in the tion should be stored (destination operand), and the location arithmetic logic unit (ALU) or by performing the addition diof the next instruction to be executed. Depending on the num- rectly in memory, depending on the architecture] and store ber of operands, these are identified as one-, two-, three-, and the result into location 300. four-address instructions. The early introduction of the spe- It is unlikely that an instruction set would provide this

- 
- Load and store (data movement operations)
- Read and write (input/output operations)
- An *unconditional* branch or jump instruction
- A minimum of two *conditional* branch or jump instruc-
- 

- 
- 
- 
- 

Examples of basic and advanced instructions are given in the section "Representative Instruction Sets." Instruction sets ex- • Both operands in memory panded to reflect the additional hardware capability by companded to reflect the additional hardware capability by com-<br>
bining two or more instructions of the basic set into a single,<br>
more complex instruction. The expanding complexity of in-<br>
struction sets (CISCs) continued wel introduction of RISC machines (see the subsection titled  $\cdot$  Indexed  $\cdot$  *A*<sub>P</sub> repress "RISC") changed this pattern.

Instruction sets are often classified according to the method<br>used to access operands. ISAs that support memory-to-mem-<br>ory operations are sometimes called SS architectures (for storage to storage), while ISAs that support basic arithmetic<br>operations only in registers are called RR (register to regis-<br>ter) architectures.<br>There are many trade-offs in designing an efficient instruc-

Consider an addition,  $C = A + B$ , where the values of A, B, and C have been assigned memory locations 100, 200, and<br>300, respectively. If an instruction set supports three-address has a direct influence on the machine's performance. The ar-<br>the ar-<br>chitect must decide what and h memory-to-memory instructions, a single instruction,

cause the contents of memory locations 100 and 200 to be with 32 bit address widths, 32 bit operands, and dyadic opera-

cial hardware register, the program counter, quickly elimi- three-address instruction. One reason is that the instruction nated the need for the fourth operand. requires many bytes of storage for all the operand information and, therefore, is slow to load and interpret. Another rea-**Types of Instructions** son is that later operations might need the result of the operation (e.g., if  $A + B$  were a subexpression of a later, more There is a minimum set of instructions that encompasses the<br>capability of any computer:<br>capability of any computer:<br>for use by subsequent instructions.

A two-address register-to-memory alternative might be: • Add and subtract (arithmetic operations)



tions [e.g., BEQ (branch if equal zero) and BLT (branch while a one-address alternative would be similar, with the if less than zero) are sufficient] references to R1 (register 1) removed. In the latter scheme, there would be only one hardware register available for use • <sup>A</sup> halt instruction and, therefore, no need to specify it in each instruction. (The

Early computers could do little more than this basic instruc-<br>tion set. As machines evolved and changed, greater hardware<br>capability was added, for example, the addition of multiplica-<br>tion and division units, floating-poi • System instructions such as operating system call and<br>
• Traps and interrupt management instructions<br>
• Traps and interrupt management instructions<br>
• ISA defines a register file of some number of registers, the<br>
• Instr • Instructions to synchronize processors in multiprocessor have special uses, such as a stack pointer, instructions associ-<br>configurations ated with those registers will define the special uses.

The various alternatives that ISAs make available, such as

- 
- 
- 
- 
- 

**Classes of Instruction Set Architectures** are called the *addressing modes* of an instruction set. Ad-<br>dressing modes are illustrated in the section titled "Represen-

tion set. The code density, based on the number of bytes per instruction and number of instructions required to do a task, will provide. A small set is sufficient, but leads to large pro-Add C, A, B grams. A large set requires a more complex instruction decoder. The number of operands affects the size of the instrucwould perform the required operation. This instruction would tion. A typical, modern instruction set supports 32 bit words,

tions, with an increasing number of ISAs using 64 bit operands. Byte, half-word, and double-word access are also desirable. If supported in an instruction set, additional fields must be allocated in the instruction word to distinguish the operand size. Implementation considerations such as pipelining are important to consider. Also, the ability of a compiler to map computations to a sequence of instructions must be considered for ISA design.<br>The number of instructions that can be supported is di-

rectly affected by the size of the opcode field. In theory,  $2^n - 1$ <br>
(a 0 opcode is never used), where *n* is the number of bits allo-<br>
cated for the opcode, is the total number of instructions that<br>
LD DATA, R8 No regist can be supported. In practice, however, a clever architect can extend that number by utilizing the fact that some instruc-  $L$ tions, needing only one operand, have available space that can be used as an "extended" opcode. See the Representative Instruction Sets section for examples of this practice.

Instructions can either be fixed size or variable size. Fixed-<br>Corresponding RISC Code Example size instructions are easier to decode and execute, but either severely limit the instruction set or require a very large in- On any machine, a series of steps is required in order to exestruction size, that is, waste space. Variable-size instructions cute an instruction. For example, these may be: fetch instrucare more difficult to decode and execute, but permit rich in-<br>struction, decode instruction, fetch operand(s), perform operation,<br>struction sets. The actual machine word size influences the store result. In a RISC architec struction sets. The actual machine word size influences the design of the instruction set. Small machine word size (see to speed up overall execution time. the subsection titled "DEC PDP-11" for an example machine) If all instructions require the same number of cycles for<br>requires the use of multiple words per instruction. Larger ma-<br>execution, a *full* pipeline will generate requires the use of multiple words per instruction. Larger ma-<br>chine word sizes make single-word instructions feasible. Very cle. If instructions require different numbers of cycles for exe-<br>chine word sizes make single-wo chine word sizes make single-word instructions feasible. Very cle. If instructions require different numbers of cycles for exe-<br>large machine word sizes permit multiple instructions per cution, the pipeline will necessaril large machine word sizes permit multiple instructions per cution, the pipeline will necessarily delay cycles while waiting word (see the subsection titled "VLIW Instruction Sets"). for resources. To minimize these delays, word (see the subsection titled "VLIW Instruction Sets").

In the 1980s, CISC architectures were favored as best repre-<br>senting the functionality of high-level languages; however, hack to memory RISC machines reduce the impact of these senting the functionality of high-level languages; however, back to memory. RISC machines reduce the impact of these<br>later architecture designers favored RISC (reduced instructions by requiring that all operations be perfo later architecture designers favored RISC (reduced instructions by requiring that all operations be performed<br>tion set computer) designs for the higher performance at-<br>only on operands held in registers. Memory is then acc tained by using compiler analysis to detect instruction level only with load and store operations.<br>parallelism. Another architectural style, very large instructions of the parameters of the parameters parallelism. Another architectural style, very large instruc-<br>tion word (VLIW), also attempts to exploit instruction level<br>terms to be used in subsequent instructions. Since memory tion word (VLIW), also attempts to exploit instruction level ters, to be used in subsequent instructions. Since memory<br>parallelism by providing multiple function units. In this sec-<br>handwidth is gonerally clower than proce parallelism by providing multiple function units. In this sec-<br>tion the instruction set characteristics of RISC and VLIW ma-<br>operator is not immediately available to be used. The ideal tion the instruction set characteristics of RISC and VLIW ma-<br>chines.<br>colution is to perform one or more instructions, depending on

the prevailing CISC architecture philosophy of introducing ing wasted cycles. The burden of generating effective instrucmore and more complex instructions to supply more support tion sequences is generally placed on a compiler and, of for high-level languages and operating systems. The RISC course, it is not always possible to eliminate all delays. philosophy is to use simple instructions with extremely rapid Lastly, branch instructions cause delays because the execution times to yield the greatest possible performance branch destination must be calculated and then that instruc- (throughput and efficiency) for the RISC processor. tion must be fetched. As with load instructions, RISC designs

one machine cycle per instruction by using instruction pipe- take effect until the one or two instructions (depending on the







include *prefetch* instructions to help ensure the availability of

Alternative General-Purpose ISAs<br>In the 1980s. CISC architectures were favored as best repre-<br>In the 1980s. CISC architectures were favored as best repre-<br>  $\frac{1}{2}$  and address(es) forch the operand(s) and store result(s) only on operands held in registers. Memory is then accessed

solution is to perform one or more instructions, depending on the delay required for the load, that are *not* dependent on the **RISC.** RISC architectures were developed in response to data being loaded. This effectively uses the pipeline, eliminat-

RISC designs try to achieve instruction execution times of typically use a delay on the branch instruction so they do not lines and load/store architectures. RISC design) immediately following the branch instruction The following simple CISC and corresponding RISC code have been executed. Again, the burden falls on the compiler examples display some of the basic differences between the to identify and move instructions to fill the one to identify and move instructions to fill the one (or two) delay two. Note that these codes are stylized rather than being ex- slots caused by this design. If no instruction(s) can be identiamples of any specific machines. fied, a NOP (no op) has to be generated, which reduces performance.

> VLIW Instruction Sets. VLIW architectures are formed by connecting a fixed set of RISC processors, called a cluster, and cation named DATA using only a single execution thread to control them all. Each



RISC processor contains some number of parallel, pipelined ter corresponding to the indirect addressing vector regis-<br>functional units that are connected to a large memory and ter are stored to the calculated effective mem functional units that are connected to a large memory and ter are stored to the calculated effective memory ad-<br>register bank using crossbars and/or busses. Each instruction dresses Similarly a gather uses the indirect add register bank using crossbars and/or busses. Each instruction dresses. Similarly, a gather uses the indirect address<br>has a field that corresponds to each of the functional units in register combined with a scalar hase regi has a field that corresponds to each of the functional units in egister combined with a scalar base register to form a<br>a cluster and specifies the action of that unit. This generates<br>a fine-grained parallelism, as compared grained parallelism of vector machines and multiprocessors. Figure 1 shows a "generic" VLIW computer and Fig. 2 shows **SIMD Instruction Sets** an instruction word for such a machine.

form *trace scheduling* to identify the parallelism needed to fill and MasPar MP series are conceptually similar to vector inarray indexing and pointer dereferencing, can cause difficult- data. However, rather than processing multiple pairs of op-<br>ies in the trace. These memory references must be disambigu- erands through a functional pipeline, ies in the trace. These memory references must be disambigu-<br>ated wherever possible, to generate the most parallelism.<br>many identical processors, each operating in lockstep through ated, wherever possible, to generate the most parallelism.

tion, the vector register's set of data is pipelined through the reduce operations can be performed. appropriate function unit. Categories of vector instructions **DSP Instruction Sets** include:

|  |  |  |  |  |  |  |  | F+   Fx  ALU  F+   Fx  ALU  F+   Fx  ALU  F+   Fx  ALU |  |  |  |
|--|--|--|--|--|--|--|--|--|--|--|--|

- Vector–vector instructions, where all the operands of the instruction are vectors. An example is an add with vector registers as operands and a vector register as result.
- Vector–scalar instructions, where the content of a scalar register is combined with each element of the vector register. For example, a scalar value might be multiplied by each element of a vector register and the result stored into another vector register.
- Vector–memory instructions, where a vector is loaded from memory or stored to memory.
- Vector reduction instructions, in which a function is computed on a vector register to yield a single result. Examples include finding the minimum, maximum, or sum of values in a vector register.
- Figure 1. A generic VLIW machine. (a) A cluster of four VLIW processors; (b) A single VLIW processor.<br>
essors; (b) A single VLIW processor.<br>
exsors; (b) A single VLIW processor. addressing vector register and a base scalar register to form an effective address. Values in a data vector regis-

To optimize code for a VLIW machine, a compiler may per- Instruction sets for SIMD machines such as the CM-2, DAP, the function units. Indirect memory references, generated by struction sets. SIMD instructions also operate on aggregate array indexing and pointer dereferencing can cause difficult. data. However, rather than processing m a single instruction stream. The instructions may be SS, as in the CM-2, or RR, as in the MasPar machines. An impor-**SPECIALIZED INSTRUCTION SETS** that the sets is the lack of structure of SIMD instruction sets is the lack of The discussion above has focused on instruction sets for most<br>general-purpose machines. Often the basic instruction set is<br>augmented for efficient execution of special functions.<br>its own unique "context" that determines wh

Instructions exist in a SIMD instruction set to evaluate an **Vector Instruction Sets** expression and set the context to the result of the expression Vector architectures, such as the original Cray computers, evaluation. Thus processors that evaluate the expression to supplement the conventional scalar instruction set with a vector true will execute subsequent instructi supplement the conventional scalar instruction set with a vec-<br>true will execute subsequent instructions, while those that<br>tor instruction set. By using vector instructions, operations evaluate the expression to false will

The architecture of a digital signal processor (DSP) is optimized for pipelined data flow. Many DSPs for embedded applications support only fixed-point arithmetic; others have both fixed- and floating-point units; while still others offer multiple fixed-point units in conjunction with the floating-Figure 2. A VLIW instruction word. point processor. All these variations, of course, affect the in-

instruction word are needed to specify the data type of the puter, and the Intel Pentium processor. operands. Other distinguishing characteristics of DSP instruction sets include: **IBM System 360**

- Multiply-accumulate instruction (MAC), used for inner The IBM System 360, introduced in April of 1964 with first
- 
- 
- 
- 

operate on 8-bit quantities, often in groups of 4 or 8, resem-<br>bling VLIW or SIMD instructions. DSP-like capability may be  $\frac{1}{2}$  and  $\frac{1}{2}$  and  $\frac{1}{2}$  are 6 bytes in length defined bling VLIW or SIMD instructions. DSP-like capability may be Instructions could be 2, 4, or 6 bytes in length, defining<br>provided with the inclusion of Multiply-accumulate on 8- or five addressing modes of instructions. Two multimedia instructions to augment their instruction sets in order to support multimedia functions such as video decoding.

The multimedia extensions to the Intel Pentium instruction set have many DSP-like characteristics. An MMX instruction operates on data types ranging from 8 bits to 64 bits. With 8 bit operands, each instruction is similar to a<br>SIMD instruction in that, during a single clock cycle, multiple<br>instances of the instruction are being executed on different<br>instances of data. The arithmetic ins

bit words and adds adjacent pairs of 32 bit results. The There were three modes of 4 byte instructions: register-<br>PUNPCKL and PUNKCKH instructions help with interleav-<br>indexed (RX), register-storage (RS), and storage-immed instructions in the MMX instruction set allow for saturation, to avoid overflow or underflow during calculations.

### **Configurable Instruction Sets**

Research into future generations of processors generalizes the notion of support for specialized operations. New designs call where the opcode is 1 byte, which specifies the operation to for *configurable logic* to be available so new instructions can be performed, R1 is one of the 16 general-purpose registers be synthesized, loaded into the configurable logic, and thus and is either the instruction data source or destination, X dynamically extend the processor's instruction set. National is one of the 16 general-purpose registers used as an in-Semiconductor's NAPA1000 is such a next-generation pro- dex added to the memory location specified, and the storage cessor architecture. In conjunction with a conventional RISC ref(erence) is a standard 360 memory reference consisting processor, the NAPA chip contains an embedded field pro- of a 4 bit base address and a 12 bit displacement value. So, grammable gate array called the adaptive logic processor for RX instructions, the memory location speci grammable gate array called the adaptive logic processor for RX instructions, the memory location specified is base  $+$  $(ALP)$ . By designing circuits for the ALP, a programmer can augment the instruction set of the RISC processor with arbi- RS instructions had the form: trary functionality. Control signals to activate the custom instructions are generated by memory-mapped writes to a communications bus, which connects the RISC processor with the ALP. Such architectures provide virtually unlimited, application-dependent extensibility to an ISA.

here. These are the IBM System 360, the PDP-11 minicom- standard 360 memory reference, as specified above.

struction set of the DSP, determining whether bits in the puter, the MIPS RISC computer, the Cray X-MP vector com-

product calculations delivery in April of 1965, was the first of the third-generation • Fast basic math functions, combined with a memory ac- (integrated circuit) computers. The general acceptance of a 32 cess architecture optimized for matrix operations bit word and 8 bit byte come from this machine. The system • Low overhead loop instructions<br>• Addressing modes that fosilitate FFT like memory assess 65, and 75 being the best known. Model 20, introduced in No-• Addressing modes that facilitate FFT-like memory access bothers of 1964, had slightly different architecture from the vention of 1964, had slightly different architecture from the

**Multimedia Instructions** The 360 (any model) was a conventional mainframe, incorporating a rich, complex instruction set. The machine had 16 Multimedia instructions are optimized to process images, general-purpose registers (8 on the smaller models) and four graphics, and video data types. These instructions typically floating-point registers. Instructions main graphics, and video data types. These instructions typically floating-point registers. Instructions mainly had two ad-<br>operate on 8-bit quantities, often in groups of 4 or 8, resem-<br>dresses but 0, 1, and 3 were also permit

provided with the inclusion of Multiply-accumulate on 8- or five addressing modes of instructions. Two-byte instructions<br>16-bit data values. Many modern microprocessors include were register-to-register (RR) instructions c were register-to-register  $(RR)$  instructions, consisting of:



instances of data. The arithmetic instructions PADD/PSUB of the operation, and R2 is one of the 16 general-purpose operation and PMULLW/PMULHW operate in parallel on either eight ations and is the second source of the data



 $displacement + index.$ 



where the opcode is as for RX, R1, and R2 specify a *range* of **REPRESENTATIVE INSTRUCTION SETS** general-purpose registers (registers "wrap" from R15 to R0), which are either the instruction data source(s) or destination, The details of five representative instruction sets are shown depending on the opcode, and the storage ref(erence) is the



where opcode is as above, the storage ref(erence) is one of<br>the instruction data values and is defined as above, and im-<br>med(iate) data is the second instruction data value. It is <sup>1</sup> byte and is the *actual* data value to be used, that is, the **MIPS RISC Processor** datum is not located in a register or referenced through a memory address. The MIPS R-family of processors includes the R2000, 4000,

age (SS) instructions and looked like: remain ISA-compatible with the R2000.



memory subsystem and separate caches for instructions and<br>instruction result destination, op len2 is the length of the<br>instruction data source and is only needed when packed-<br>decimal data are used, and storage ref(erence)1

The DEC PDP-11 was a third-generation computer, and was<br>introduced around 1970. It was a successor to the highly suc-<br>cessful (also) third-generation PDP-8, introduced in 1968,<br> $\frac{32 \text{ bit word}}{32}$ . which itself was a successor to second-generation PDP ma- $\Box$  chines.  $\Box$  immediate respectively. The chines respectively in the chines respectively. The chines respectively in the chines respectively. The chines respectively in the chinese respectively in the chinese respecti

The PDP-11, and the entire PDP line, were minicomputers, loosely defined as machines with smaller word size and mem-<br>ory address space, and slower clock rate, than cogenerational where opcode is 6 bits, rs is a 5 bit source register, rt is a 5<br>mainframes. The DDB 11 was a 16 bit mainframes. The PDP-11 was a 16 bit word machine, with bit source or destination register or a branch condition, and<br>eight general purpose registers (R0 to B8), although B6 and immediate is a 16 bit immediate, branch displ eight general-purpose registers (R0 to R8), although R6 and<br>R7 were "reserved" for use as the stack pointer (SP) and pro-<br>gram counter (PC), respectively.<br>Instructions required one word (16 bits) with the immediations word

ately following one or two words used for some addressing modes. Instructions could be *single*-operand instructions: opcode target



where the opcode is 10 bits, which specify the operation to be performed, and DD is the destination of the result of the operation; or *double*-operand instructions:



word (or words using indirection and indexing). When the op- ment coprocessor. These are I-type instructions. erand was a byte, the leading bit in the opcode field was 1; Special instructions, which perform system calls and

SI instructions had the form: SS and DD each consist of a 3 bit register subfield and a 3 bit addressing mode subfield:



The 6 byte instruction format was used for storage-to-stor- and 10000. The R4000 and R10000 are 64 bit machines, but

The MIPS RISC R2000 processor consists of two tightly coupled processors on a single chip. One processor is a 32 bit RISC CPU; the other (which will not be discussed in any detail) is a system control coprocessor that supports a virtual

stage pipeline and achieves an execution rate *approaching* **DEC PDP-11** one instruction per cycle. R2000 instructions are all 32 bits<br>The DEC pure 11 was a third concretion computer and was long and use only three instruction formats.





opcode  $\vert$  DD  $\vert$  where opcode is 6 bits and target is a 26 bit jump address.

Register (R-Type) instructions consist of six fields in a 32



where opcode, rs, and rt are as defined above for the I-Type instruction, rd is a 5 bit destination register specifier, shftamt is a 5 bit shift amount, and function is a 6 bit function field.

where opcode is 4 bits, which specify the operation to be per-<br>In addition to the regular instructions, the MIPS proformed, SS is the source of the data for the operation, and DD cessor's instruction set includes coprocessor instructions. is the destination of the result of the operation. Coprocessor 0 instructions perform memory-management Instructions operands could be either a single byte or a functions and exception handling on the memory-manage-

otherwise, that bit was 0. breakpoint operations, are R-type. Exception instructions

**Table 1. IBM System 360 Instruction Set**

| Command   | Mnemonic                   | Type                     | Command  | Mnemonic                       | Type                       |
|---|----------------------------|--------------------------|--|--------------------------------|----------------------------|
| Add register  | AR                         | RR                       | Load multiple  | LM                             | $\mathbf{RS}$              |
| Add   | A                          | RX                       | Load negative register                                   | <b>LNR</b>                     | $_{\rm RR}$                |
| Add halfword  | AH                         | <b>RX</b>                | Load negative register (long)                            | LNDR                           | RR                         |
| Add logical register                                      | ALR                        | RR                       | Load negative register (short)                           | <b>LNER</b>                    | $_{\rm RR}$                |
| Add logical   | AL                         | RX                       | Load positive register                                   | LPR                            | $_{\rm RR}$                |
| Add normalized register (long)                            | ADR                        | $_{\rm RR}$              | Load positive register (long)                            | LPDR                           | RR                         |
| Add normalized (long)                                     | AD                         | RX                       | Load positive register (short)                           | <b>LPER</b>                    | RR                         |
| Add normalized register (short)<br>Add normalized (short) | <b>AER</b><br>AЕ           | $_{\rm RR}$<br><b>RX</b> | Load PSW   | <b>LPSW</b><br>LER             | SI<br>RR                   |
| Add packed  | AP                         | $_{\rm SS}$              | Load register (short)<br>Load (short)                    | LE                             | RX                         |
| Add unnormalized register (long)                          | <b>AWR</b>                 | RR                       | Move immediate   | <b>MVI</b>                     | SI                         |
| Add unnormalized (long)                                   | AW                         | RX                       | Move character   | MVC                            | $_{\rm SS}$                |
| Add unnormalized register (short)                         | AUR                        | RR                       | Move numerics  | <b>MVN</b>                     | $_{\rm SS}$                |
| Add unnormalized (short)                                  | AU                         | RX                       | Move with offset   | <b>MVO</b>                     | $_{\rm SS}$                |
| AND register  | NR                         | RR                       | Move zones   | MVZ                            | $_{\rm SS}$                |
| <b>AND</b>  | N                          | RX                       | Multiply register  | $\operatorname{MR}$            | $_{\rm RR}$                |
| AND immediate   | NI                         | SI                       | Multiply   | $\mathbf M$                    | $\mathbf{R}\mathbf{X}$     |
| AND character   | NC                         | $_{\rm SS}$              | Multiply halfword  | MH                             | RX                         |
| Branch and link register                                  | <b>BALR</b>                | $_{\rm RR}$              | Multiply register (long)                                 | MDR                            | $_{\rm RR}$                |
| Branch and link   | BAL                        | RX                       | Multiply (long)  | MD                             | RX                         |
| Branch on condition register                              | BCR                        | $_{\rm RR}$              | Multiply packed  | MP                             | $_{\rm SS}$                |
| Branch on condition                                       | ВC                         | RX                       | Multiply register (short)                                | MER                            | $_{\rm RR}$                |
| Branch on count register                                  | <b>BCTR</b>                | $_{\rm RR}$              | Multiply (short)   | ME                             | RX                         |
| Branch on count   | <b>BCT</b>                 | <b>RX</b>                | OR register  | <b>OR</b>                      | $_{\rm RR}$                |
| Branch on index high                                      | BXH                        | RS                       | <b>OR</b>  | $\mathbf{O}$<br>O <sub>I</sub> | RX                         |
| Branch on index low or equal                              | <b>BXLE</b>                | RS                       | OR immediate   | OC                             | SI                         |
| Compare register<br>Compare                               | $_{\rm CR}$<br>$\mathbf C$ | $_{\rm RR}$<br>RX        | OR character<br>Pack                                     | <b>PACK</b>                    | $_{\rm SS}$<br><b>SS</b>   |
| Compare halfword  | CH                         | RX                       | Read direct  | <b>RDD</b>                     | SI                         |
| Compare logical register                                  | CLR                        | $_{\rm RR}$              | Set program mask   | <b>SPM</b>                     | $_{\rm RR}$                |
| Compare logical   | CL                         | <b>RX</b>                | Set storage key  | <b>SSK</b>                     | $_{\rm RR}$                |
| Compare logical immediate                                 | $_{\rm CLI}$               | SI                       | Set system mask  | <b>SSM</b>                     | SI                         |
| Compare logical character                                 | CLC                        | $_{\rm SS}$              | Shift left double  | <b>SLDA</b>                    | RS                         |
| Compare register (long)                                   | CDR                        | RR                       | Shift left double logical                                | <b>SLDL</b>                    | RS                         |
| Compare (long)  | CD                         | <b>RX</b>                | Shift left single  | <b>SLA</b>                     | $\mathbf{RS}$              |
| Compare packed  | CP                         | <b>SS</b>                | Shift left single logical                                | <b>SLL</b>                     | RS                         |
| Compare register (short)                                  | CER                        | RR                       | Shift right double                                       | <b>SRDA</b>                    | $\mathbf{RS}$              |
| Compare (short)   | CЕ                         | <b>RX</b>                | Shift right double logical                               | SRDL                           | RS                         |
| Convert to binary   | <b>CVB</b>                 | <b>RX</b>                | Shift right single                                       | <b>SRA</b>                     | $\mathbf{RS}$              |
| Convert to decimal  | <b>CVD</b>                 | <b>RX</b>                | Shift right single logical                               | <b>SRL</b>                     | RS                         |
| Divide register   | DR                         | RR                       | Start I/O  | SIO                            | SI                         |
| Divide  | D<br><b>DDR</b>            | RX<br>RR                 | Store  | ${\rm ST}$<br><b>STC</b>       | RX<br>RX                   |
| Divide register (long)<br>Divide (long)                   | DD                         | <b>RX</b>                | Store character<br>Store halfword                        | <b>STH</b>                     | RX                         |
| Divide packed   | DP                         | <b>SS</b>                | Store (long)   | <b>STD</b>                     | RX                         |
| Divide register (short)                                   | DER                        | RR                       | Store multiple   | <b>STM</b>                     | RS                         |
| Divide (short)  | DE                         | RX                       | Store (short)  | <b>STE</b>                     | RX                         |
| Edit  | ED                         | <b>SS</b>                | Subtract register  | SR                             | $_{\rm RR}$                |
| Edit and mark   | EDMK                       | SS                       | Subtract   | S                              | RX.                        |
| Exclusive OR register                                     | XR                         | RR                       | Subtract halfword  | $\operatorname{SH}$            | RX                         |
| <b>Exclusive OR</b>                                       | X                          | RX                       | Subtract logical register                                | ${\rm SLR}$                    | $_{\rm RR}$                |
| Exclusive OR immediate                                    | XI                         | $\rm SI$                 | Subtract logical   | $\operatorname{SL}$            | RX                         |
| Exclusive OR character                                    | $\rm XC$                   | $_{\rm SS}$              | Subtract normalized register (long)                      | ${\rm SDR}$                    | $_{\rm RR}$                |
| Execute   | EX                         | <b>RX</b>                | Subtract normalized (long)                               | SD                             | RX                         |
| Halt $I/O$  | HIO                        | $\rm SI$                 | Subtract normalized register (short)                     | ${\rm SER}$                    | $_{\rm RR}$                |
| Halve register (long)                                     | <b>HDR</b>                 | RR                       | Subtract normalized (short)                              | SE                             | RX                         |
| Halve register (short)                                    | <b>HER</b>                 | RR<br>RX                 | Subtract packed<br>Subtract unnormalized register (long) | ${\rm SP}$<br>$_{\rm SWR}$     | $_{\rm SS}$<br>$_{\rm RR}$ |
| Insert character<br>Insert storage key                    | IC<br>$\operatorname{ISK}$ | RR                       | Subtract unnormalized (long)                             | $\mathrm{SW}$                  | RX                         |
| Load register   | LR                         | RR                       | Subtract unnormalized register (short)                   | <b>SUR</b>                     | $_{\rm RR}$                |
| Load  | L                          | ${\rm RX}$               | Subtract unnormalized (short)                            | $\mathrm{SU}$                  | RX                         |
| Load address  | LA                         | RX                       | Supervisor call  | ${\rm SVC}$                    | RR                         |
| Load and test   | $_{\rm LTR}$               | RR                       | Test and set   | $_{\rm TS}$                    | SI                         |
| Load and test (long)                                      | <b>LTDR</b>                | RR                       | Test channel   | <b>TCH</b>                     | SI                         |
| Load and test (short)                                     | <b>LTER</b>                | RR                       | Test $I/O$   | TIO                            | SI                         |
| Load complement register                                  | LCR                        | $_{\rm RR}$              | Test under mask  | TM                             | SI                         |
| Load complement (long)                                    | LCDR                       | RR                       | Translate  | $_{\rm TR}$                    | <b>SS</b>                  |
| Load complement (short)                                   | LCER                       | $_{\rm RR}$              | Translate and test                                       | <b>TRT</b>                     | $_{\rm SS}$                |
| Load halfword   | $\mathop{\rm LH}\nolimits$ | $\mathbf{R}\mathbf{X}$   | Unpack   | <b>UNPK</b>                    | $_{\rm SS}$                |
| Load register (long)                                      | LDR                        | RR                       | Write direct   | <b>WRD</b>                     | SI                         |
| Load (long)   | $\mathbf{L}\mathbf{D}$     | <b>RX</b>                | Zero and add packed                                      | ZAP                            | <b>SS</b>                  |



## **Table 2. Addressing Modes of the DEC PDP-11**

*<sup>a</sup>* ''Indirect'' is also called ''deferred.''

<sup>*b*</sup> If the instruction is a byte instruction and the register is *not* the SP or PC,  $(Rn) := (Rn) + 1$ .

*c* If the instruction is a byte instruction and the register is *not* the SP or PC,  $(Rn) := (Rn) - 1$ .

## **Table 3. PDP-11 Instruction Set**



### **Table 4. MIPS RISC R2000 Instruction Set**



a compare. These are R- and I-type instructions. made the register set more general purpose.

processor family. The 4000 and above also have an extended shown in Fig. 3. As shown, the instructions are a variable instruction set, which tightly encodes frequently used opera- number of bytes with optional prefixes, an opcode, an ad-

alent of microprocessors in the 1990s. The Pentium follows tions on string instructions. The opcode is either one or two the ISA of the  $80 \times 86$  (starting with 8086). It uses advanced bytes, though occasionally a third byte is encoded in the next techniques such as speculative and out-of-order execution, field. The ModR/M and SIB fields have a rather complex enonce used only in supercomputers, to accelerate the interpre- coding. In general, their purpose is to specify registers (gen-

bit internal registers. Registers had fixed functions. Segment registers were used to create an address larger than 16 bits, so the address space was broken into 64 byte chunks. Later members of the  $\times 86$  family (starting with the 386) were true 32 bit machines, with 32 bit registers and a 32 bit address **Figure 3.** Intel architecture instruction format.

cause a branch to an exception vector based on the result of space. Additional instructions in the later  $\times 86$  instruction set

Table 4 gives the base instruction set of the MIPS RISC The general format of an "Intel architecture" instruction is tions and provides access to 64 bit operands and coprocessors. dressing-form specifier consisting of the ModR/M and Scale/ Index/Base fields (if required), address displacement of 0 bytes to 4 bytes, and an immediate data field of 0 bytes to 4 **Pentium Processor** bytes. The instruction prefixes can be used to override default The Intel Pentium series processor has become the most prev- registers, operand size, address size, or to specify certain actation of the  $\times 86$  instruction stream. eral-purpose, base, or index), addressing modes, scale factor, The original 8086 was a 16 bit CISC architecture, with 16 or additional opcode information. The register specifiers may

|  |  | Prefixes   Opcode   ModR/M   SIB   Displacement   Immediate |  |
|--|--|---|--|
|  |  |   |  |

## **Table 5. Intel Architecture Instruction Set Summary**



**Table 6. Cray X-MP Instruction Set**

| Command  | CAL Syntax                                 | Command   | CAL Syntax              |
|--|--|---|-------------------------|
| ADD scalar/vector                              | $\mathrm{Vi}\ \mathrm{Sj}\ +\ \mathrm{Vk}$ | Set vector length to 1                                      | VL <sub>1</sub>         |
| ADD vector/vector                              | $ViVj + Vk$                                | Set vector mask to a value                                  | VM Si                   |
| ADD floating scalar/vector                     | $Vi Sj + FVk$                              | Set scalar to specified element of vector                   | Si Vj, Ak               |
| ADD floating vector/vector                     | $ViVj + FVk$                               | Set specified element of vector to scalar                   | Vi, Ak Sj               |
| AND scalar/vector                              | Vi $\mathrm{Sj}$ & Vk                      | Set scalar/vector based on vector mask                      | Vi Sj ! Vk & VM         |
| AND vector/vector                              | Vi Vi & Vk                                 | Set 0/vector based on vector mask                           | Vi # VM & VK            |
| Clear vector mask                              | VM <sub>0</sub>                            | Set vector/vector based on vector mask                      | Vi Vi ! Vk & VM         |
| Clear specified element of vector              | $Vi$ , Ak $0$                              | Set vector mask when zero                                   | VM Vj, Z                |
| Copy floating vector                           | $Vi + FVk$                                 | Set vector mask when not zero                               | VM V <sub>j</sub> , N   |
| MULTIPLY floating scalar/vector                | Vi $Sj * FVk$                              | Set vector mask when positive $(>= 0)$                      | VM Vj, P                |
| MULTIPLY floating vector/vector                | Vi Vj * FVk                                | Set vector mask when negative $(<0)$                        | VM V <sub>j</sub> , M   |
| MULTIPLY floating half precision scalar/vector | Vi $Si * HVk$                              | Shift vector elements left (0 fill)                         | Vi $Vj < Ak$            |
| MULTIPLY floating half precision vector/vector | Vi Vj * HVk                                | Shift vector elements left by $1(0, fill)$                  | Vi $Vj < 1$             |
| MULTIPLY rounded floating scalar/vector        | $Vi Sj * RVk$                              | Shift vector elements right (0 fill)                        | Vi $Vj > Ak$            |
| MULTIPLY rounded floating vector/vector        | Vi Vi * RVk                                | Shift vector elements right by 1 (0 fill)                   | Vi Vi > 1               |
| MULTIPLY reciprocal iteration scalar/vector    | Vi $Si * IVk$                              | Shift pairs of vector elements left (0 fill)                | Vi Vj, Vj $\langle$ Ak  |
| MULTIPLY reciprocal iteration vector/vector    | Vi Vj $*$ IVk                              | Shift pairs of vector elements left by 1 (0 fill)           | Vi Vj, Vj $< 1$         |
| Negate vector                                  | $Vi - Vk$                                  | Shift pairs of vector elements right (0 fill)               | Vi Vj, Vj $\langle$ Ak  |
| Negate floating vector                         | $Vi - FVk$                                 | Shift pairs of vector elements right by $1(0 \text{ fill})$ | Vi Vj, Vj $< 1$         |
| OR scalar/vector                               | Vi Sj ! Vk                                 | Store from vector to memory (incr addr by spec. amt)        | , A0, Ak V <sub>j</sub> |
| OR vector/vector                               | Vi Vj ! Vk                                 | Store from vector to memory (incr addr by 1)                | , A0, 1, Vj             |
| Population count vector                        | Vi PVi                                     | SUBTRACT scalar/vector                                      | $Vi Sj - Vk$            |
| Population count parities vector               | Vi QVj                                     | SUBTRACT vector/vector                                      | $Vi$ $Vi - Vk$          |
| Read vector mask                               | Si VM                                      | SUBTRACT floating scalar/vector                             | $Vi Sj - FVk$           |
| Read from memory to vector (incr addr by Ak)   | Vi, A0, Ak                                 | SUBTRACT floating vector/vector                             | $Vi$ $Vj - FVk$         |
| Read from memory to vector (incr addr by 1)    | Vi, A0, 1                                  | XOR scalar/vector   | Vi $Si \vee Vk$         |
| Reciprocal approximation floating vector       | Vi/HVj                                     | XOR vector/vector   | Vi Vj \ Vk              |
| Set vector length (VL)                         | VL Ak                                      |   |                         |

select MMX registers. The displacement is an address displacement. If the instruction requires immediate data, they is  $\cos \theta$  opcode destination source1 source2 found in the final byte(s) of the instruction.

given in Table 5. The arithmetic instructions are 2-operand, the table,  $S =$  scalar register,  $V =$  vector register, and  $A =$ <br>where the operands can be two registers register and mem. address register. An address register where the operands can be two registers, register and mem- address register. An address register points to specific mem-<br>ory immediate and register or immediate and memory The ory locations, or can be used as an index or ory, immediate and register, or immediate and memory. The ory locations, or can be used as an index or offset. *i*, *j*, and *k* jump instructions have several forms, depending on whether are used to indicate specific instances of thes<br>the target is in the same segment or a different segment. destination is always the first operand listed.

# **BIBLIOGRAPHY Cray X-MP Vector Computer**

The Cray X-MP was a pipelined vector processor consisting of N. Chapin, *360 Programming in Assembly Language,* New York: two identical vector-extended RISC-based CPUs, which McGraw-Hill, 1968. shared a common main memory and I/O subsystem. This dis- J. R. Ellis, *Bulldog: A Compiler for VLIW Architectures,* Cambridge, cussion is limited to the vector instruction set only. Each pro-<br>
cessor had eight 64 bit vector registers and eight vector func-<br>
A. Gill, Machine and Assembly Language Programming of the PDP-<br>
essor had eight 64 bit vect cessor had eight 64 bit vector registers and eight vector func- A. Gill, *Machine and Assembly Language Programming integral* the Population count and T. Englewood Cliffs. NJ: Prentice-Hall, 1978. *11,* Englewood Cliffs, NJ: Prentice-Hall, 1978.<br>novity floating point add, floating point multiply and floating J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quanti-

parity, floating point add, floating point multiply, and floating  $\frac{J}{L}$ . L. Hennessy and D. A. Patterson, Computer Architecture: A Quantipoint reciprocal.<br>
The X-MP was a vector-register (RR) architecture, per-<br>
formi but has been discarded in favor of the RR architecture. In-<br>structions were either two-address (source and destination): *Notes in Computer Science* #374, New York: Springer-Verlag, 1989.





A summary of the Intel architecture instruction set is Table 6 shows the *vector* instruction set for a Cray X-MP. In  $\chi_{\text{P}}$  in Table 5. The arithmetic instructions are 2-operand the table,  $S =$  scalar register,  $V =$ 

- 
- 
- 
- 
- 
- 
- 

MAYA GOKHALE JUDITH D. SCHLESINGER

or three-address ( two sources and a destination): IDA/Center for Computing Sciences