An emulator (specifically a logic emulator) is a completely programmable hardware system, which can be programmed to emulate a large digital design, and operate that design in real time, as if it is real hardware. Logic emulators are used for real-time design verification, debugging, and analysis, for software development before actual hardware is available, and for architectural experimentation and development.

Emulated logic designs as large as many millions of gates can run at a multimegahertz clock rate, directly connected to the surrounding hardware system and also running actual applications and data. Internal signals are easily observed for debugging analysis. Design changes can be made quickly, without hardware modifications, and the emulator is reprogrammed with the new version. Emulation covers orders of magnitude more verification cycles than simulation, and its ability to verify in the real system environment with real code and data is unique. Emulators have become mainstream, commercially available and supported development tools used by hundreds of projects, for application-specific integrated circuit (ASIC) and full custom chip and board-level system designs.

From tens to thousands of field-programmable gate array (FPGA) chips, field-programmable interconnect device (FPID) chips and static random-access memories (SRAMs) are combined with software to translate, partition, and route logic design netlists into the hardware, and they are also combined with instrumentation for observation, testing, and debug. Logic emulators are the first widely used large-scale dynamically reprogrammable hardware systems. Emulators are intrinsically able keep up with the explosive verification demands of digital technology, even as design sizes double every 18 months according to Moore's law, because they are based in the same silicon technology that drives the design sizes themselves.

DEFINITION

Specifically, a logic emulator is a system of three major components: (1) programmable hardware, which consists of pro-

and (3) instrumentation and control hardware and software disk storage. to support operation of the emulated design. Emulators are usually used to verify a logic design after

be operated with real applications and real data, just as the final permanent version of the hardware will be. **TYPES OF EMULATORS**

Logic emulators are also commonly used as ultrafast test vector evaluators. Rather than being connected to other hard-
ware, a series of vectors of input values are applied to the FPGA-based and processor-based. Most emulators:
ware, a series of vectors of input values are appli

grammable logic and programmable interconnect, (2) com- vector memories, supporting thousands of channels for tens piler software, which automatically programs the hardware or hundreds of thousands of vectors, with connections for according to a gate-level or higher-level-language description, streaming more vectors in and out of the host computer's

some amount of software-based logic simulation has been USAGE USAGE USAGE Some the emulation compiler software. The user specifies how the design's inputs and out-
In the user specifies how the design's inputs and out-Logic emulators are usually connected to a workstation com-

putes should map to pins on the in-circuit cable, specifies any

puter or a local area network (LAN) of workstations. The de-

signa computer and the graphical

scheme in the input design.

The processor-based type of emulator is actually a very high-speed hardware-accelerated logic simulator. Dedicated parallel processors repetitively execute the logic equations of the design. Input signals, from the in-circuit connection or from vectors, are continuously translated into input data for the processors, and processor output data are continuously driven onto in-circuit or vector outputs. The processors are fast enough to emulate real-time operation of the design. Processor-based emulators generally have large capacities and fast compile times, but they are much slower than FPGAbased emulators, and they are not capable of emulating designs with complex clocking or unclocked internal feedback paths.

CAPABILITIES AND COMPARISONS

Design Verification Tools

It is vital to verify the correctness of a chip design before it **Figure 1.** Typical logic emulation system. is fabricated. Substantial amounts of time and money stand operating the resulting chip in the system. Once operating, traces, but instead require actual observation. Extremely internal signals are not directly available for observation and large amounts of output data are needed for even a small analysis, so diagnosing errors after fabrication is often very amount of display operation. More and more systems, such as difficult. Even the slightest design error must be corrected by audio and video compression, depend on qualities of human going through another fabrication cycle, at considerable ex- perception. It is difficult to verify such designs with software pense and delay. Studies have proven that a few months of simulation alone. Real-time operation delay in getting a new product to market can cost a large istic of hardware emulation. It is directly capable of supportfraction of the product's total lifetime sales. The premium on ing real-time video displays, audio devices, and perceptiongetting the first silicon fabricated correctly is high. based verification. There have been a number of cases where

tion computers, are widely used to verify designs. A logic sim- lated operation, by directly hearing or seeing its effect on the ulator takes design netlist files, along with signal inputs in design's output, which the users have said could never have the form of vector data files, and calculates how the logic de- been caught in simulation. sign would behave over time, given those inputs. The designer observes the outputs predicted by the simulator to see if the **Test System-Level Interactions**
design is operating correctly. If incorrect operation is ob-
served, the simulated internal circuit activity can be disserved, the simulated internal circuit activity can be dis-
next a common problem in developing large chip designs that run
next along the design activity of the design metal in complex systems is when the chip design meet played, design errors found, and corrections made to the de- in complex systems is when the chip design meets specifica-
sign rapidly. Once enough operation has been simulated to tions but fails in the system, due to misun sign, rapidly. Once enough operation has been simulated to tions but fails in the system, due to misunderstandings or sive confidence in the design's correctness it may be released unanticipated situations. A specification give confidence in the design's correctness, it may be released for fabrication. The contraction of the contraction of the contraction of the state of the form of the

Simulation provides enough verification for designs with tens
of thousands of gates; but by the 1990s, designers were faced
overed in the test vectors. As complex chips interact in real
with verifying chip designs with hu ture logic designs.

When the size of a logic design doubles, the amount of com- **Internal Design Visibility**

keep up with design size growth, as well as maintain system emulation cycle rates over 1 MHz. **FPGA-BASED LOGIC EMULATORS:**

time. Video display outputs cannot be verified by inspecting more board-level logic modules, each of which has a large

between releasing the logic design to the chip foundry and simulator output in the form of vector files or waveform simulation alone. Real-time operation is a natural character-Logic simulation programs, running on desktop worksta- a subtle design error was identified within an hour of emu-

signers result in system-level malfunctions. Sometimes other **Verification Coverage parts of a system aren't well-specified. Frequently, real sys-**

puting work to sufficiently simulate the design roughly qua-

drugples. Doubling the moment of processor time required to simulate each cyle if it fails, internal probing is missaile to intervel and placed in a system,

d

HARDWARE ARCHITECTURE Real-Time Operation

Some applications must be verified in real operation in real FPGA-based logic emulators (Fig. 2) typically have one or

terconnect them. The logic modules are often interconnected quently, the total area penalty of an FPGA over hardwired by a system-level set of FPIDs. Several levels of programma- logic in the same process is on the order of 15 to 30 times. ble memories, along with facilities to connect user-supplied Programmable interconnect also makes FPGAs slower hardware (such as a processor core), inside the emulation are than hardwired logic. Worst-case delay through a logic block often included. Pattern generators to provide input vectors, is in the 2 ns to 3 ns range, and interblock wiring delays of along with logic analyzers to capture result vectors, are also up to 10 ns or more are common (as of 1998). The speed penusually included, and they are specialized for the logic emula- alty is very design-dependent, but is substantial, in the $3\times$ to tion application. An in-circuit input–output (I/O) cable con- $10 \times$ range. nects the emulator to the larger hardware system in which Because of the speed and area penalties of dynamic repro-
the emulated design is destined to be installed. One or more grammability, FPGA cost/performance is usuall the emulated design is destined to be installed. One or more grammability, FPGA cost/performance is usually one to two
network-accessible control computers oversee all this hard- orders of magnitude worse than that of an A network-accessible control computers oversee all this hard- orders of magnitude worse than that of an ASIC or full-cus-
ware programming the FPGAs and FPIDs and controlling tom chip made with a similar process. This transl ware, programming the FPGAs and FPIDs and controlling the instrumentation. similar difference between the cost and performance of a logic

Most emulators use reprogrammable FPGAs to emulate the **Interconnect** design's logic gates and registers. An FPGA is a very flexible, The most challenging and important aspect of logic emulator grammable logic blocks, programmable interconnect, and programmable I/O pins. While some types of FPGAs use nonvolatile programming, naturally emulators only use electronically reprogrammable FPGAs based on SRAM technology. To be useful in an emulator, an FPGA needs to have reprogrammable logic gates and registers, a reprogrammable way to interconnect them, and a way to freely program connections to I/O pins.

An FPGA has few actual gates at all. It is really an array of programmable logic blocks, usually in the form of RAM lookup tables (LUTs) and flip-flops, interconnected by metal lines and RAM-controlled interconnect cells (Fig. 3). An LUT isa2*ⁿ*-by-1-bit RAM whose address inputs are connected to the LUT signal inputs. It is programmed with a truth table to act as an arbitrary *n*-input logic function. Typical FPGA LUTs have three, four, or five inputs. One to four of these LUTs and a similar number of flip-flops or latches are inter-

either transistors or multiplexers, controlled by SRAM pro- block, with a lookup table and a flip-flop.

gramming cells. Programmable I/O pin buffers line the FPGA's perimeter.

Computer-aided design (CAD) software is used to compile arbitrary netlists into programming binaries. The FPGA compiler maps netlist gates into LUTs and flip-flops, partitions them into logic blocks and places them in the array, mazeroutes the interconnect, and generates the binary programming file.

Beyond the basic framework of logic blocks, programmable interconnect, and I/O, additional features, such as memory (either in dedicated blocks or by using the LUTs as read/write random-access memory (RAM), interblock arithmetic carry structures and wide decoders, and internal tri-state bus drivers, are usually included.

The die area of an FPGA chip is dominated by the SRAM programming cells and metal interconnect that make them **Figure 2.** Block diagram of an FPGA-based logic emulation system. field-programmable. Actual speed and capacity vary over a wide range depending on design characteristics. From 10 to 20 programming cells per equivalent logic gate are required. Of these, typically only 10% define logic functions; the other number of FPGAs; usually each module has FPIDs to in- 90% are needed for programmable interconnect. Conse-

emulator and the chip being emulated. The cost is more than justified by the logic emulator's verification capabilities. **Logic**

completely programmable logic chip (2,3). FPGAs contain pro- design is the interconnect architecture. Logic emulators must

connected together with programmable multiplexers to form
a logic block.
Typically, a two-dimensional array of logic blocks is inter-
connected by metal lines of various lengths; these blocks pass
connected by metal lines programmable interconnect cells. The inset shows a simplified logic

represent example design nets, along with the paths they follow determined relation between the number of gates in a subpar-
through intermediate FPGAs as they are routed from source to desti-
tition of a module and the nu through intermediate FPGAs as they are routed from source to desti-

always use multiple FPGAs, since a single FPGA can never have as many gates as an ASIC or full-custom chip design, made with the same process. This is because of the innate
programmation where P is the number of pins, G is the number of gates,
programmability of the FPGA. The pass transistors or multi-
plexers that carry an FPGA's sig plexers that carry an FPGA's signals, and the programming
cells that control them, are much larger than a simple metal
line. This is always true, regardless of the semiconductor pro-
line. This is always true, regardless o

These FPGAs must be interconnected in a way which is
completely programmable, capable of interconnecting any
logic design without introducing excessive delay or skew, scal-
able to a wide range of design sizes, and afforda

nect an emulator's FPGAs is to continue the FPGA's two-di- tioned into the FPGA and through-routing inter-FPGA sigmensional array internal architecture and place a similar nals of other FPGAs. In practice, this pin demand is a severe array of FPGAs, connected in a ''nearest-neighbor'' fashion, constraint on using the available logic capacity, and FPGAs on the logic module board (Fig. 4). The interconnect I/O pins are badly underutilized as a result. This overwhelms the savof each FPGA are connected to pins of nearby FPGAs. Most ings from simple circuit boards and avoiding FPIDs, since pins are connected to the pins of immediately neighboring many times more FPGAs are required for a given emulation FPGAs. Some may be connected to the next-most neighboring capacity than the FPGA capacities alone would indicate. FPGAs for longer distance runs across the array. Logic mod- Interconnection paths vary over a wide range, depending

used both for emulating logic and for interconnecting signals. take a long time to execute. It is never able to keep all inter-After the design has been technology-mapped into FPGA FPGA routes short, since logic circuits have a very irregular primitive form and then broken into FPGA-sized partitions, topology, little constrained by wiring, since permanent wire these partitions are placed into specific FPGAs in an opti- traces on chips are plentiful and inexpensive. Some routes mized placement to minimize the routing distances in the end up taking long and circuitous paths through many array of inter-FPGA nets. FPGAs in the array, which results in very long interconnect

RPM, used this architecture (5). It successfully emulated In- the wide variance among net delays can induce incorrect betel's first Pentium CPU design, running an operating system havior in some designs. and real applications many months before first silicon was Emulation is most beneficial in verifying the largest de-

Rent's Rule Limitations. Unfortunately, there are a number of limitations and disadvantages with the nearest-neighbor architecture. FPGAs have a very limited number of I/O pins, since chip bonding pads and packages are much larger than the metal lines inside the chip. Logic emulators must also deal with the fact that when a complete chip-level logic design is automatically partitioned into many FPGA-sized pieces, each piece will usually have many more pins than a complete FPGA-sized design will. This is because logic designers naturally organize their designs to match the constraints of the chip packages they will reside in. Inside a chip-level module, interconnections are rich. When this chip-level module is cut by software into many FPGA-sized partitions, in a way unforeseen by the designer, each partition will cut many internal signal nets which must pass through FPGA pins. This **Figure 4.** FPGAs in a nearest-neighbor interconnect. The bold lines effect is quantified by Rent's Rule (7), which is an empirically represent example design nets, along with the paths they follow determined relation betw nation FPGAs. Signals passing in and out of it. In FPGA-sized and boardsized partitions for emulation applications, experience has shown this form of Rent's Rule applies:

$$
P = KG^r \tag{1}
$$

nals, as well as for logic, each FPGA's pins are in demand for **Nearest-Neighbor Interconnect.** A simple way to intercon- two purposes: routing signals in and out of the logic parti-

ules are connected to one another in a similar fashion. on the distance needed through the array. A placement pro-In the nearest-neighbor interconnect (4), the FPGAs are gram is required as part of the emulation compiler, which can The earliest commercial logic emulator, the Quickturn delays on some nets. Not only does this slow operation, but

available (6). signs, but the long routing paths make it impractical to scale

a nearest-neighbor interconnected emulator up to many hundreds of FPGAs, which is needed to handle the largest chip designs and multichip systems.

Full and Partial Crossbar Interconnects. The recognition that interconnect architecture is the key problem in logic emulation technology, because of the scarcity of FPGA pins and the cost and delay of programmable interconnects, motivated development of a different architecture. The partial crossbar interconnect made large-scale, efficient logic emulation practical and is the most widely used architecture today.

FPIDs. With crossbar-type interconnects, the emulator's FPGAs are interconnected by FPIDs. FPGAs themselves may be used as FPIDs, since they have an internal programmable interconnect among their I/O pins. However, they require CAD routing, and propagation delays may be difficult to predict.

There are also special-purpose FPID chips. These usually contain a single complete crossbar, which is an array of programmable switches than can interconnect all the pins of the FPID. Programming a crossbar is a simple table-lookup operation, and propagation delays are usually constant regardless

of routing or fanout.
 Figure 5. Four eight-pin FPGAs interconnected by a full crossbar.

FPGAs' scarce I/O pins, and thus their logic capacity, the pins

All the crosspoint switches that make up the full crossbar are sh should only be used for interconnections in and out of the logic in each FPGA. A separate structure for interconnecting FPGA pins is called for. This interconnect should be capable switch count and in pins, in a technology comparable to that of automatically routing all logic design networks with nearly of the FPGA. 100% success, with minimum and bounded delay, should be *Partial Crossbar Interconnect.* A full crossbar can route scalable to interconnect up to thousands of FPGAs, and much denser networks than are needed for normal logic deshould be economical. Signs. It can connect any pin with any or all other pins with any or all other pins with

terconnect. Crossbars are well known in communications with a few inputs. A tiny fraction of crosspoint switches would technology, deriving originally from telephone central office ever be turned on to route a logic design. switches. A crossbar consists of a regular array of program- Since an FPGA can freely interconnect internal signals to mable crosspoint switches, connecting each pin with all other any of its I/O pins, there is flexibility available in the FPGA, pins. By definition, a crossbar can route any network with which is not taken advantage of by a full crossbar. The partial only one stage of delay. Figure 5 shows a very simple example crossbar interconnect (8,9) takes advantage of both these (to fit into the figure) of four FPGAs with eight I/O pins each, facts.

creases as the square of the number of pins. The number of crossbar interconnect. In the partial crossbar interconnect, crosspoint switches *S* in a bidirectional crossbar, where each the I/O pins of each FPGA are broken into subsets. Only the switch can pass signals in either direction, which intercon- crosspoint switches that interconnect FPGA I/O pins of the nects *P* pins, is same subset are used. In the figure, the FPGAs' eight I/O pins

$$
S = P(P - 1)/2 \tag{2}
$$

Since the switches that connect pins of the same FPGA are Each resulting crossbar interconnects the pins of one subset unnecessary, this can be reduced slightly. The number of of FPGA I/O pins. crosspoint switches *S* in a bidirectional crossbar that in- Figure 7 has this same simple four-FPGA example, reterconnects *N* FPGAs with *P* pins each is drawn to show the partial crossbar interconnect in crossbar

$$
S = N(N-1)P^2/2\tag{3}
$$

be used on a single board, a 4000 pin crossbar is required, subset is used on the FPGAs. For example, a net running which must have 7,600,000 crosspoint switches. For a system from FPGA 4 to FPGA 1 may be routed through any of FPIDs of 400 FPGAs, each with 200 I/O pins, an 80,000 pin crossbar 1, 2, 3, or 4, using the FPGA I/O pins that connect to the is required, which must have 3,192,000,000 crosspoint FPID selected. In the figure, subset *C* is the choice, so one of switches. This is far in excess of what is practical, both in the I/O pins from subset *C* is assigned to the net in FPGAs 1

In theory, a crossbar is the most complete and ideal in- equal ease. Typical nets in logic designs connect an output

interconnected by a full crossbar. Figure 6 shows the earlier full crossbar example of four The problem in practice is that the size of a crossbar in- FPGAs, with eight I/O pins each, interconnected by a partial are broken into four subsets, *A*, *B*, *C* and *D*, of two pins each. *Each subset's crosspoint switches have FPGA I/O pins in* common, so they may be grouped together into crossbars.

form. Each subset's crossbar is in the form of an FPID, which *S* interconnects two pins from each of the four FPGAs. Any FPID may be used to route a net from one FPGA to others. To interconnect 20 FPGAs, each with 200 I/O pins, as would Choosing an FPID for the route determines which I/O pin

nect pins in the same subset are used. number of wires. Instead, the partial crossbar interconnect

Figure 7. Four FPGAs in a partial crossbar interconnect. The same FPGAs and interconnect from Fig. 6 are redrawn to show the partial FPGAs and interconnect from Fig. 6 are redrawn to show the partial Second-level partial crossbar interconnect
crossbar interconnect in crossbar form, with the crosspoint switches collected into FPIDs. **Figure 8.** Hierarchical partial crossbar interconnect.

I/O, totaling 1200 for the board. Each 104-pin FPID has 5356 crosspoint switches, which is an easily built device. The total of 267,800 crosspoint switches among all 50 FPIDs is 30 times less than the full crossbar's 7,998,000, plus it is broken into easily packaged FPIDs.

Partial Crossbar Interconnect Characteristics. Partial crossbar interconnects maximize the use of the FPGAs' logic capacity by preserving an FPGA's I/O pins for only nets that connect with its own logic. It maintains the full crossbar's ability to route all nets with one stage of delay. Routing the network is a simple tabular-based process, with some ripup and retry at the end for dense cases, which is very successful in practice. Since the network is fully symmetrical, no placement stage in the compiler is needed to decide which partition to put in each FPGA. The partial crossbar interconnect is economical and very scalable.

The penalties are (1) the extra cost and size of the FPIDs, (2) the fact that many wires on the printed circuit board are long, making it more expensive, and (3) the fact that direct connections between FPGAs are not available.

Hierarchical Partial Crossbar Interconnects. Large multiboard emulators with hundreds of FPGAs cannot be reason-Figure 6. The same four FPGAs from Fig. 5, interconnected by a single partial crossbar interconnect.
partial crossbar interconnect. The FPGA's pins are broken into four
subsets of two pins each. Only the crosspoint switche architecture can be applied recursively, in a hierarchical fashion.

and 4, and FPID 3 is programmed to interconnect the wires
leading from those two FPGA I/O pins. All the inter-FPGA
nets in a design are routed this way, one by one, largest first.
Additional pins on each FPID are used for Using a partial crossbar interconnect, the board-level ex-
ample of 20 FPGAs with 200 pins each can be interconnected
by 50 FPIDs with 80 pins each for FPGA I/Os. The subset
size is four pins, which is a size that has been of the group.

> Nets which pass between FPGAs in different groups are routed through three FPIDs: the one on the source board, the second-level one, and the one on the destination board. This

take a single stage of FPID delay, and the rest only need ing with the design. three stages.

The second-level FPIDs may also have additional pins for **User-Supplied Hardware**

pins, is taken as the first-level group. Twenty such boards,
making up the total of 400 FPGAs, are interconnected by a
second level of 300 FPIDs, with 80 pins each, again connect-
ing fPIDs interface the fixed I/O pin loca 267,800 crosspoint switches in all the first-level FPIDs, plus 300 times 3160 crosspoint switches in the second-level FPIDs, **Instrumentation** totaling 6,304,000, which is 506 times fewer than the full
crossbar would require. Interconnects of this type and size
have been used very successfully in production logic emula-
tors, containing over 1000 large FPGAs.
har

signs often have extreme bit widths and large numbers of a tion with conventional instruments. Since emulation speeds
ports, features that are not directly realizable in FPGA or are slower than real hardware, the capture r standard SRAM devices. Emulation of these memories can be typically no more than 20 MHz. Only simple logic levels need
a complex task. Multiporting can be emulated by rapidly to be observed. On the other hand, many hundred time-multiplexing a single or dual-ported RAM. Each port is nels, with very complex triggering conditions, are called for to serviced in a "round-robin" fashion at a high enough rate use the rich visibility into design int serviced in a "round-robin" fashion at a high enough rate use the rich visibility into design internals that the emula-
(compared with the speed of the emulated design's clock) that tor's programmable interconnect can prov (compared with the speed of the emulated design's clock) that tor's programmable interconnect can provide. In contrast, multiport operation is accomplished.

Control and visibility features are also generally included few channels, and would call for cumbersome cabling to control load and unload data to and from the memories and to nect to the emulator. Therefore, most emulator provide interactive visibility into the memories, in the man- in logic analyzer and pattern generator facilities, tightly intener of a debugging console. If the visibility port is emulated as grated with the emulator's interconnect, with hundreds or an additional port of a multiport memory, then the debugging thousands of channels and hundreds of thousands of vectors

way, hundreds of FPGAs can be interconnected: Most routes visibility can be freely used during operation without interfer-

external I/O connections. As many levels of hierarchy as
needed may be used to interconnect a system of FPGAs of any
size, efficiently and economically.
The earlier example of 400 FPGAs with 200 pins each can
be effectivel

for running test vector sets and for observing signals during **Memory** real-time operation.

Often designs to be emulated include random access memory
(RAM) and read-only memory (ROM). These memories can
telectual target hardware that the design will run in once it
take a very wide verioty of shapes and sizes from take a very wide variety of shapes and sizes from design to is fabricated. The emulated hardware receives signals from
design Fraulties hardware receives signals for the emulation of the signals to its live, running hardwa

design. Emulator hardware usually includes a range of facilignal and thire is gianally includes and member in the design, and three is o mulate design, in the help and the solution of the solution of the solution of the s

altiport operation is accomplished.
Control and visibility features are also generally included few channels, and would call for cumbersome cabling to connect to the emulator. Therefore, most emulators include builtof depth. Emulation compilers program the interconnections tion, maps it into the FPGA logic technology, analyzes it for to these instruments automatically, and they allow a well- potential timing problems, partitions it into boards and integrated emulation run-time environment to be used with FPGAs, places the FPGAs if necessary, routes the board-level the same signal names as in the design source. interconnect, and then runs a chip-level place and route for

each FPGA and FPID, finally creating a comprehensive emu-**Control Facilities** lation database for the design containing the FPGA and FPID One or more local control microcomputers directly control the

FPGA and FPID programming process, control and access the

pattern generator, logic analyzer, and memory visibility

pattern generator, logic analyzer, and me challenging task than the usual chip design tool faces.

FPGA-BASED LOGIC EMULATORS: Compilation begins with a front-end design reader and **SOFTWARE ARCHITECTURE checker.** It reads in the design files, which may be a large hierarchical collection of netlists, and builds a completely ex-**Compiler Software** panded single-level version of the design in the emulation da-
tabase. Usually one or more ASIC or cell libraries are called The logic emulator's design compiler is among the largest and
most complex of all electronic design automation tools. Its
major components and execution flow are shown in Fig. 9.
The compiler accepts an input design, expre compilers include an HDL synthesis capability, which is discussed in the section entitled ''advanced topics.''

> Technology mapping is done to translate from the ASIC or cell-specific logic primitives into FPGA-compatible primitives. For example, if the FPGA-level place and route tool only recognizes logic gates with five inputs or less, larger gates in the design are broken down into FPGA-acceptable smaller ones. Most FPGAs do not directly include transparent latch primitives, so if necessary latches in the design are translated into an equivalent network of cross-coupled gates. If the design includes nets with multiple drivers, such as tri-state or bidirectional nets, some emulation compilers will translate those nets into a logically equivalent unidirectional sum-of-products form. Even if the FPGA has internal tri-state buffers available, using them often severely constrains internal logic placement in the FPGA, thereby impacting logic capacity. Such nets often span many FPGAs, and maintaining tri-state form is difficult to accomplish across many FPGAs and FPIDs. Translation into sum-of-products form makes the net like any other, so it can be efficiently partitioned and interconnected. The technology mapping stage also does a design rule check to flag illegal logic networks, and it eliminates or optimizes unused or constant logic inputs and outputs to minimize the size of the network.

Often designs to be emulated include RAM and ROM memories. These memories can take a very wide variety of forms from design to design. In addition to the number of locations and their bit width, memories have different numbers and types of write enables and output enables. During technology mapping, a memory compiler can automatically generate the Figure 9. Major components and execution flow of the FPGA-based FPGA logic block or board-level SRAM primitives required to logic emulation compiler. emulate the particular memory in the source design. It will

also add information about the memory to the design data- Once each FPGA and FPID has its logic content, intercon-

available, it must be broken into board-level and chip-level ing, and bit generation software is generally used, bound into partitions by the system-level partitioner. The partitioner's the compiler such that it is not separately visible to the emujob is to map primitives into FPGA chips and into board-level lation user. FPIDs are easily compiled, since they are usually collections of FPGA chips, optimizing according to size, pin built with a single full crossbar. Since each chip-level compile count, and timing constraints. The number of chips and job is independent, they may be done in parallel. When the boards must be minimized while observing the logic capacity emulation user has a number of workstations available across
and number of I/O pins available in each FPGA and the I/O the LAN, some emulation software can farm t and number of I/O pins available in each FPGA and the I/O pins available in each board. Better partitioners will also seek the network for parallel execution. If any FPGA compile jobs to minimize the number of interchip I/O pin cuts imposed on fail to complete, again the compiler must go back and incre-
time-critical design nets. The partitioner may also have a role mentally repartition, replace, and re time-critical design nets. The partitioner may also have a role mentally repartition, replace, and reroute the design, to place
in timing correctness management (for details see the section less demand on that particular F in timing correctness management (for details see the section

Multilevel multiway partitioning of millions of primitives into thousands of partitions is well known to be a very difficult computing problem (10), for which there is no known **Run-Time Software** technique to directly arrive at the optimum result in polyno-
mial time (i.e., it is an NP-hard problem). Emulation compil-
ers use a combination of the heuristic techniques developed
users' workstations across the LAN can ers use a combination of the heuristic techniques developed users' workstations across the LAN can be run to program
in the academic and industrial communities over the years, and run the emulation and instrumentation. A c in the academic and industrial communities over the years, and run the emulation and instrumentation. A controller pro-
which arrive at acceptably near-optimal solutions in a reason-
gram will direct the emulator's control which arrive at acceptably near-optimal solutions in a reason-
able time. Min-cut (11) and ratio-cut (12) techniques work download into the FPGAs and FPIDs to program them with able time. Min-cut (11) and ratio-cut (12) techniques work download into the FPGAs and FPIDs to program them with from the top down, cutting the whole network into smaller the desired design. It will also define and contro from the top down, cutting the whole network into smaller the desired design. It will also define and control any pro-
and smaller partitions. Clustering techniques work from the grammable clock inputs that may be used. Fo bottom up, building partitions out of tightly interconnected emulation, this is all that is needed.
primitives. Either or both approaches are generally used, al-
To run the logic analyzer, a graph primitives. Either or both approaches are generally used, al-
ternately and in sequence. Simulated annealing optimization end program is used. It can control which of the predefined is often done at the end to improve the results. observable internal and external signals are to be captured,

many FPGA pins for long-distance inter-FPGA routing. The

System-level interconnect routing is the final system-level compiler step. The partial crossbar interconnect router works by ordering the nets according to difficulty, mainly fanout, **FPGA-BASED LOGIC EMULATOR EXAMPLE** and then assigning them one by one to subsets, specific FPIDs, and specific I/O pins, keeping track in a table. Once
most of the nets have been routed, there may be routing fail-
most of the nets have been routed, there may be routing fail-
Realizer, of Quickturn Design System I/O pins still available, but they are not all in the same sub- to $3,000,000$ gates in the full-size system. Emulation speeds set. This can be cured by ripping up previously routed nets and ϵ in to 8 MHz are typical. set. This can be cured by ripping up previously routed nets up to 8 MHz are typical. Its Quest II compiler and run-time
and rerouting. In extreme cases, a maze router completes the software can accept designs in structural routing by taking multiple-stage paths through both FPIDs NDL, or any of over 50 ASIC libraries. With the HDL–ICE and FPGAs to complete the final routes. In the nearest-neigh- version, it can accept designs in synthesizable register-transbor interconnect, the routing problem is more like that found fer-level Verilog or VHDL. It maintains the HDL view of the in a gate array or printed circuit-board router, and similar design throughout the compilation and run-time process. maze-routing techniques are used. If the router fails to find System Realizer hardware (Fig. 10), introduced in 1995, is routes for all nets, the emulation compiler will go back to the based on the Xilinx XC4013 FPGA and a full-custom 168-pin placement stage (if a nearest-neighbor interconnect is used) FPID, with a two-level partial crossbar interconnect. Each
or back to the partitioning stage, to modify the placement FPGA has 1152 four-input LUTs, which can al and/or partitioning to improve its routability, and routing is 16-bit RAMs, 576 three-input LUTs, and 1152 flip-flops. The rerun. 250,000 gate logic module is a pair of boards, each with a

base, for use by the memory visibility tool at run-time. nect, and I/O pins fully defined, then each chip is ready for Once a complete netlist of FPGA-compatible primitives is chip-level compilation. The FPGA vendor's placement, routentitled "Advanced Topics").

Multilevel multiway partitioning of millions of primitives base, and the design is ready to be emulated.

grammable clock inputs that may be used. For pure in-circuit

end program is used. It can control which of the predefined Once the design is partitioned, the partition must be and it can set the trigger conditions for starting the capture. placed onto specific FPGAs and boards. The difficulty of this Once triggered, interactive graphical waveform or tabular disstep depends completely on the interconnect architecture. plays may be used to observe the signals and save them to Since the partial crossbar interconnect is completely symmet- output vector files. Likewise, if the emulation is driven by vecrical, any placement of partitions into FPGAs is equally valid, tors from the pattern generator, input vector files can be seso no placement step is needed. When a nearest-neighbor ar- lected and loaded with this user interface and then displayed chitecture is used, placement is critical to maintaining any in parallel with the captured logic analyzer vectors. Some emhope of accomplishing the routing task without needing too ulators include the facility to automatically compare captured many FPGA pins for long-distance inter-FPGA routing. The output vector files with predefined referen placement program must be very sophisticated and powerful, flag any differences. This is useful for validating the emulademanding a substantial amount of run-time. tion against previous simulation, as well as for running re-
System-level interconnect routing is the final system-level gression tests to revalidate after changing the design.

software can accept designs in structural Verilog, EDIF, TDL.

FPGA has 1152 four-input LUTs, which can also be used as

single-level partial crossbar interconnect of FPGAs and storage, and the process repeats for the next cycle. FPIDs. About 1200 of the FPID external I/O pins on each To ensure correct evaluation, the logic networks are levboard are connected together, making a directly connected elized according to their position in the signal flow. Gates are board pair. Of the remaining I/Os, 900 are available for con-
assigned to levels, such that all inp board pair. Of the remaining I/Os, 900 are available for con-
nection to in-circuit cables, the logic analyzer and/or pattern level have been evaluated in previous levels (see Fig. 11). In nection to in-circuit cables, the logic analyzer and/or pattern level have been evaluated in previous levels (see Fig. 11). In generator, and 2500 go to the backplane.

In the full-size version, up to 22 logic boards are intercon-
nected by a second-level partial crossbar, made up of addi-
Gates d and e drive register inputs so they must be evaluated nected by a second-level partial crossbar, made up of addi-
tional FPIDs on boards on the other side of the backplane
last. Gate c must be evaluated before d and e but after a tional FPIDs on boards on the other side of the backplane last. Gate c must be evaluated before d and e, but after a.
from the logic modules, and crosswise to them, to facilitate Three levels are needed, and the gates are the partial crossbar wiring pattern. This system interconnects as shown.
nearly 1000 large FPGAs, with no more than three FPIDs The connearly 1000 large FPGAs, with no more than three FPIDs
between any two pins. Fourteen thousand external I/Os are
available for interconnection of multiple systems for even
larger capacity.

nal readback scan chains to allow observation and recording **Hardware Architecture** of all signals in the design, at a slow or single-step emulation clock rate. Small memories are emulated by the LUT RAMs Processor-based emulation hardware consists of a very large
in the FPGAs, Larger ones are emulated by configurable number of very simple processors, each of which can in the FPGAs. Larger ones are emulated by configurable number of very simple processors, each of which can evaluate memory modules (which can hold up to 14 Mbytes), and they one gate, enough storage bits to hold the register contents
emulate memories with as many as four write ports and 16 and external I/O values, and a communications n emulate memories with as many as four write ports and 16 and external I/O values, and a communications network that read ports. All memories may be initialized, read, and written allows logic values to pass from one gate t read ports. All memories may be initialized, read, and written during emulation.

The Quest II compiler automatically compiles multimillion gate designs into this hardware in a single pass. It does timing analysis on the clock systems in the emulated design to guarantee correct-by-construction timing (see section entitled ''Timing Correctness''). Quest II can compile designs at a rate of 100,000 gates per hour. Its incremental capabilities can change an internal logic analyzer connection in a few minutes and can recompile a 5000 gate design change in less than an hour.

PROCESSOR-BASED LOGIC EMULATORS

Algorithm

If a simulation algorithm is sufficiently simplified and exe- **Figure 11.** Levelization of logic gates for evaluation by the processorcuted, not by a conventional microprocessor but by applica- based logic emulator.

tion-specific, highly parallel hardware processors, it is possible for the simulator to run fast enough to be used in-circuit like an FPGA-based logic emulator. Inputs are continuously converted into input data for the processors, and processor output data are continuously converted into outputs. Processor-based emulators generally have large capacities and fast compile times, but they are much slower than FPGAbased emulators, and they are not as effective at emulating designs with complex clocking.

Logic simulation executed by the processor-based emulator is reduced to simulating only two logic states, zero and one, and only complete clock cycles, not nanoseconds of gate delay. A levelized compiled code simulation algorithm is used (13). The algorithm works by simulating one clock cycle at a time. Starting with stored values of the clocked register outputs Figure 10. Block diagram of the Quickturn System Realizer logic and external inputs, the logic gates are all evaluated, level by level, down to the combinational logic network's outputs, emulation system hardware.
which ar These values are loaded into register and external output

merator, and 2500 go to the backplane.
In the full-size version, up to 22 logic boards are intercon-
puts and external inputs so they may be evaluated first

Built-in logic analyzer and pattern generator facilities can
connect to over 2000 design signals, and generate and capture
vectors to a depth of 128,000 vectors, at up to 16 MHz. Com-
plex trigger conditions with up to eig

in a level at once, then that level can be simulated in one ulation, and the same run-time debug tools as the FPGAhardware clock cycle. Thus, the three-level example can be based System Realizer. It can compile a one-million-gate desimulated in three hardware clock cycles for every emulated sign in less than one hour on a single workstation. clock cycle in the design. If there are more gates in a level CoBALT hardware is based on a $0.25 \mu m$ full custom chip,

instruction word with a small field for each gate processor, chips. The hardware clock rate, and thus the instruction rate, each storage bit, and each stage in the communications net- is 100 MHz. work. Since the simulation algorithm evaluates all the gates the same way every cycle, there are no data dependencies in the program and no conditional branches in the instruction **ADVANCED TOPICS** set. The simulation executes as a single short loop, with one instruction per logic level and one iteration per emulated **HDL Emulation**

clock cycle in a forward sequence, emulated designs may not scription language (HDL) form, instead of being restricted to contain internal feedback loops, since they won't be evaluated designs represented at the structural contain internal feedback loops, since they won't be evaluated designs represented at the structural gate level. This reflects correctly. Because a loop of processor instructions corresponds the increasing practice of doin correctly. Because a loop of processor instructions corresponds the increasing practice of doing RTL designs and using reli-
directly to an emulated clock cycle, there can only be one em-
able synthesis tools that translat directly to an emulated clock cycle, there can only be one em-
ulated clock signal or, at most, a set of clocks that are all level HDL logic emulators accent the same synthesizable ulated clock signal or, at most, a set of clocks that are all level. HDL logic emulators accept the same synthesizable
locked to the same master clock. Designs with multiple unre-
subsets of VHDL and/or Verilog that the si locked to the same master clock. Designs with multiple unre-
lated clocks cannot be emulated with a single processor-
synthesis tools accept. They internally synthesize the HDL lated clocks cannot be emulated with a single processor-
based emulator.
the state is optimized for emulation At run-time the

Software for compiling designs into a processor-based emula-
same names used in the source HDL code. tor is similar, even identical, to that of the FPGA-based emulator, down through the technology mapping, which targets **Synthesis.** Logic synthesis in a logic emulation compiler the gate-level processor primitives rather than the FPGA's has a different set of requirements than a syn the proper processors at the right times. If conflicts occur in can be a challenging and time-consuming compiler task. The resulting instructions may then be loaded into the hardware tool. Design change iterations take much less time as a result. for execution. Since this process is still simpler and faster than multi-FPGA partitioning, routing, and all the FPGA-
level place and route iobs, the execution time of the compiler source variable and module names in the emulation database, level place and route jobs, the execution time of the compiler can be much shorter for the processor-type emulator. and it keeps track of the mapping between source code ele-

An example of the processor-based emulator is the concurrent
broadcast array logic topology (CoBALT) system, of Quickturn
Design Systems. The capacity of a single CoBALT system is
between 500,000 and 8,000,000 gates. Typic includes 2 Mbytes of on-chip memory and up to 8 Mbytes of **Timing Correctness** additional memory cards, for emulating design memories. Co-BALT can be operated in-circuit, can be vector-driven, or can Since an emulated design is translated from its silicon-tarbe operated in co-simulation with another simulator. Its logic geted form into FPGAs and FPIDs, the logical function can be analyzer and pattern generator system has up to 2048 chan- maintained to be identical, but the internal delays must be nels per board, each with a depth of up to 512,000 vectors. different. In particular, the proportion of delay between logic CoBALT's software is completely integrated with the same and interconnect is fundamentally different. In permanent

enough gate processors are available to evaluate all the gates Quest II compiler front-end, including VHDL and Verilog em-

than processors available, the level can be split into two lev- which has 64 logic processors, each of which can evaluate any els. This way more emulation logic capacity is available in three input logic gate. Each board has 65 processor chips. exchange for emulation speed. Each chip has direct connections to all 64 other chips, for All the hardware is controlled by a single, extremely wide rapid communications between the processors in different

clock cycle.

Since all the gates are evaluated only once per emulated handle designs in register-transfer-level (RTL) hardware dehandle designs in register-transfer-level (RTL) hardware deinto a form that is optimized for emulation. At run-time, the emulator's debugging tools operate at the HDL level as well, **Software Architecture** allowing the user to identify signals and modules with the

the gate-level processor primitives rather than the FPGA's. has a different set of requirements than a synthesis tool that than the logic person is the logic person is available of the gate of the logic person is targeted Then the logic network is levelized and scheduled onto spe-
cific processors and logic levels. The communications network synthesizes directly into the FPGA's logic primitives, such as cific processors and logic levels. The communications network synthesizes directly into the FPGA's logic primitives, such as is scheduled to make sure the proper signals are available to the LUT, for which the cost depends is scheduled to make sure the proper signals are available to the LUT, for which the cost depends only on the number of the proper processors at the right times If conflicts occur in LUTs, not their logic functions. The e communication requirements between signals in the same is set for rapid execution time, rather than taking a long time level, signals are held in intermediate storage, gates are to get the smallest possible logic size or the fastest possible moved to other levels, and/or additional levels are introduced, logic delay. For example, using the Quickturn HDL-ICE system to achieve successful communication of all signals between tem, on design modules in the 30,000 t tem, on design modules in the 30,000 to 80,000 gate range,
their processors and levels. Besolving this for a large design synthesis for emulation takes one half hour or less, compared their processors and levels. Resolving this for a large design synthesis for emulation takes one half hour or less, compared
can be a challenging and time-consuming compiler task. The with six to twelve hours for the silic

ments and their emulated form. During operation, the user **Example** interface to the logic analyzer and pattern generator displays
the HDL source code files and source module structure. Sig-

Figure 12. Example of a hold time violation in an emulated design, introduced by excessive delay in a gated clock path. The timing diagram illustrates the correct operation, without excess delay *X*, in the **OTHER USES OF THE TERM** first five waveforms. The lower two waveforms show the clock delayed by *X*, the hold-time violation between input and clock, and the incor- The term *emulation* has become primarily associated with

mainly affect only the data paths. In fully synchronous de-
signs with a single clock, the only problems excess data path
delays can cause are setup time violations on flip-flop inputs.
native to the hardware doing the exe

However, many designs have logic in the clock paths (i.e., tosh computer and emulates Intel x86 instructions, to allow gated clocks), asynchronous feedback, multiple unrelated software written for the PC to run on the Maci clock domains, and other deviations from pure synchronous timing. Delay differences can introduce hold-time violations, when the clock in one stage arrives late due to logic delays, **BIBLIOGRAPHY** after the previous stage has been clocked and has already changed that stage's input data (see Fig. 12). Flip-flop *B* is 1. J. Gateley, Logic emulation aids design process, *ASIC & EDA*, clocked by a gated clock. The path from the clock at *A* to the July: 1994. clocked by a gated clock. The path from the clock at *A* to the clock at *B* is designed to be faster, in the real implementation, 2. S. Trimberger (ed.), *Field-Programmable Gate Array Technology,* than the data path from *A* to *B*. But suppose that in emula- Boston: Kluwer, 1994. tion the clock path to *B* is cut by the partitioner, and a sub-
stantial delay *X* is introduced, which makes the clock path Kluwer, 1992. stantial delay X is introduced, which makes the clock path too slow. When the clock edge occurs at *A*, the resulting 4. S. Sample, M. D'Amour, and T. Payne, *Apparatus for emulation* change in the data input arrives at *B* before the same clock of electronic hardware system, US p change in the data input arrives at *B* before the same clock edge has arrived at *B*, resulting in error. Clock frequency ad- 5. S. Walters, Computer-aided prototyping for ASIC-based systems, justments cannot cure hold-time violations, since they are en- *IEEE Design & Test,* **8** (1): 4–10, 1991. tirely due to imbalance between the internal clock and data 6. A. Wolfe, Intel's Pentium parry, *Electron. Eng. Times,* December paths. **5**: 1, 1994.

EMULATORS 91

More sophisticated emulation compilers (14) can conduct clock tree and timing analysis to avoid or even correct such delay imbalances and to determine a safe clock frequency to ensure correct emulation. Given information about which design nets are primary clock inputs, clock enables, and so on, each clock tree—that is, each tree of logic that feeds into a clock input—is automatically identified and analyzed. If the possibility of a clock path delay exceeding a data path delay is identified, then additional delay elements are programmed into the FPGAs and/or FPIDs in the data path. This will correct the imbalance and avoid hold-time violations.

Since interconnect delays are introduced when logic is split between FPGAs, clock tree logic that drives many clocks can be duplicated in each FPGA where the clocks appear, so the clock tree need not suffer inter-FPGA delays. Some emulators provide a special FPGA for clock tree logic, with low-skew clock distribution paths from the clock tree FPGA to the other FPGAs, again to avoid unnecessary delay in the clock paths. The partitioner may also be called upon to manage clock tree networks, maintaining clock tree logic uncut in the same chip with clock logic and duplicating clock tree logic when necessary.

rect output that results. logic emulation, but the term is also used in a number of other senses in the computing field. An in-circuit emulator (ICE) is a debugging tool, which replaces a microprocessor silicon, the logic delays usually are longer than the wire delays in the policy of the sum of the minimal and uniform, so the internal

delays can cause are setup time violations on flip-flop inputs,
when the clock arrives early, before the data are ready. These
are easily cured by slowing the clock frequency.
However, many designs have logic in the clock software written for the PC to run on the Macintosh.

-
-
-
-
-
-

92 ENCAPSULATION MATERIALS AND PROCESSES

- 7. E. Rymaszewski and R. Tummala, Microelectronics Packaging—An overview, in R. Tummala and E. Rymaszewski (eds.), *Microelectronics Packaging Handbook,* New York: Van Nostrand Reinhold, 1989, p. 13.
- 8. M. Butts, J. Batcheller, and J. Varghese, An efficient logic emulation system, *Proc. IEEE Conf. Comput. Design,* October 1992, p. 138.
- 9. M. Butts and J. Batcheller, *Method of using electronically reconfigurable logic circuits,* US Patent 5,036,473, 1991.
- 10. N.-C. Chou et al., Circuit partitioning for huge logic emulation systems, *Proc. 31st Des. Autom. Conf.,* June 1994, p. 244.
- 11. C. Fiduccia and R. Mattheyses, A linear time heuristic for improving network partitions, *Proc. 19th Des. Autom. Conf.,* 1982, pp. 175–181.
- 12. Y.-C. Wei and C.-K. Cheng, Ratio cut partitioning for hierarchical designs, *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,* **10**: 911–921, 1991.
- 13. M. Denneau, The Yorktown simulation engine, *Proc. 19th Des. Autom. Conf.,* IEEE, 1982, pp. 55–59.
- 14. W.-J. Dai, L. Galbiati, and D. Bui, Gated-clock optimization in FPGA technology mapping, *Proc. Electron. Des. Autom. Test Conf.,* Asia, 1994.

MICHAEL BUTTS Quickturn Design Systems, Inc.

EMULATORS. See RAPID PROTOTYPING SYSTEMS.