cial computer systems, such as Apple Macintosh/PowerPC systems, Sun Microsystems, and Silicon Graphics systems, which incorporate add-on boards but these are not covered explicitly in this article.

All computer systems require a motherboard to contain the primary electronic circuits; and, depending on the system, electronic subsystems or add-on boards may be physically attached to it through suitable interfaces. Add-on boards are generally used to provide one or more of the following features:

- Additional functionality not contained on the motherboard
- A means of upgrading the system
- Modularity and flexibility
- Proprietary interfaces for peripheral equipment
- Prototype development

For computer systems of greater complexity than a singleboard computer (e.g., personal computers), add-on boards are essential. As well as providing end users with the choice of specifying their own configuration and tailoring a system to suit their needs, they also allow computer manufacturers the freedom to develop motherboard designs without being constrained by peripheral circuits more commonly found on addon boards. Due to recent advancements in PCB manufacturing processes and higher levels of IC integration, circuits that used to be supplied as add-on boards for key peripheral subsystems such as monitors, hard disks, and main memory have now migrated to, and have become integral parts of, modern motherboards.

BASIC DAUGHTERBOARD CHARACTERISTICS

Daughterboards are connected to motherboards using either integral edge connectors or board-mounted connectors such as Deutsche Industrie Norm (DIN) and multipin. Edge connectors have found favor with manufacturers of personal computers because they provide a cost-effective and easy method of connection. These can be found in IBM-compatible PC-ATs and IBM PS/2 series personal computers employing ISA, PCI, or microchannel architecture (MCA) buses. However, due to the relatively poor electrical and mechanical reliability, repeated insertions are not recommended because a poor contact on a vital bus signal may render the add-on board or computer unusable. One effective solution to this problem is to install an add-on board to expand the bus. This allows work to be done externally and hence does not compromise **ADD-ON BOARDS** the useful life of a motherboard's bus connectors. Figure 1 shows a typical PC-AT add-on board being employed as a

lar computer buses such as the industry standard architec- add-on boards with board-mounted connectors in standard ture (ISA), Versa Module Europe bus (VMEbus), and periph- 19-inch rack enclosures. These are generally more expensive eral component interconnect (PCI) and will detail the than their personal computer equivalent, but provide greater practical aspects of interfacing one board to the other. In par- reliability and flexibility for a developer. A back plane conware drivers, including plug and play, will be covered for per- on boards (one of which has to be a motherboard or master) sonal computers based on the Intel 80*x*86 and VME-based are then mounted into this using guide slots located at the systems families of microprocessors. There are other commer- top and bottom. Figure 2 provides an example of a 68000-

This article describes the relationship between motherboards means of extending an ISA bus. and add-on boards (daughterboards) utilizing the most popu- Industrial and specialized applications favour the use of ticular, topics such as physical dimensions, printed circuit taining the system buses and bus connectors is usually board (PCB) construction, basic interface design, and soft- housed at the rear of an enclosure and fixed vertically. Add-

Figure 1. Extending an ISA bus as shown using a PC-AT add-on board increases the maximum number of add-on board slots beyond the number set by the motherboard and avoids the problem of repeatedly inserting boards into the motherboard slots, which reduces reliability.

conforming to a set of standard dimensions. This ensures that follows: good electrical contact and mechanical alignment can be achieved during installation. Boards can, however, be made • Board space requirements for interface logic, application to custom dimensions. provided that: to custom dimensions, provided that:

- Bus connectors are mated to present the required bus Complexity of interface and application circuits signals
- signals Mechanical strength The thickness of a board does not exceed the width of Enclosure airflow guide slots or impede movement
- Manufacturing and assembly costs A board fits into an enclosure without fouling other com-
-

the-shelf boards ranging from plated through-hole (PTH) for the PC-AT bus can be constructed in a single day, em-

based system employing the VMEbus. Another example is boards suitable for prototyping to complete systems based provided by industrial PCs which use a passive backplane on a combination of surface mount and multilayered techand add-on processor boards. The choice is also beards. The choice is a property of the choice in the choice is a property of the choice i Add-on boards are available in a variety of sizes usually of PCB construction techniques can generally be listed as

-
- Component package styles
-
-
-
-

ponents During the initial development of an add-on board, the use • Air circulation around other boards is not disrupted or of readily available prototype boards may be considered if a restricted fast route to evaluating a system at low cost is required. For example, using a half-length board supplied with a PTH ma-Several types of PCB construction are employed for off- trix for application circuits, a basic 8-bit I/O mapped interface

Figure 2. Schematic diagram illustrating master and slave board connections to a VME bus backplane. In this example, the system is extended by the addition of a board containing additional RAM.

ploying either standard wire-wrapping, speedwire, or sol- tending bus cycles to allow data transfers between fast dered connections to interconnect components. If the develop- host memory and slow local memory. ment of an add-on board needs to progress beyond the 5. To meet the timing requirements of a bus protocol.
prototype stage without incurring the costs normally associence. The numidated setting such as such as for prototype stage without incurring the costs normally associ-
ated with PCB manufacture, then direct computer-aided de-
sign (CAD) to PCB production using a computer-controlled tool may be considered. This allows a PCB output file to drive
a milling/cutting machine and work a copper-clad board to
produce tracks, pads, and other desired features without the 1; and although requirements vary betwee

-
-
- 3. To enable data transfers by decoding bus control and the primary control for points 3 and 4.
address signals.
-

-
-

need for any etching and the use of chemicals. they can usually be met by employing off-the-shelf buffer ICs
Communication between a computer and an add-on board such as the 74LS244 and the 74LS245. Incorporating buffers Communication between a computer and an add-on board such as the 74LS244 and the 74LS245. Incorporating buffers is achieved by implementing an interface circuit close to the will ensure not only that bus signals are protected by diodes
bus connectors of the add-on board. This is necessary for sev-
eral important reasons:
eral import

1. To protect the integrity of the host's bus by buffering all
bus signals.
The simplest and most commonly used method of achiev-
ing point 2 is known as address decoding. This is typically
2. To allow individual boards to

For most add-on board applications the use of discrete me-4. To generate bus control signals for the purpose of (a) dium scale integration (MSI) chips in the interface circuit will providing the means for an application circuit to com- be sufficient to satisfy point 5. However, interface circuits demunicate with a host computer (e.g., interrupts) or with signed for high-specification buses such as Futurebus $+$ and other boards by becoming a bus master and (b) enabling PCI must be implemented using either special-purpose offthe features of a bus which may be necessary for the the-shelf ICs or user-programmable components such as comproper operation of an application—for example, ex- plex programmable logic devices (CPLD) and field program-

-
-
-
-
-
-
-
-
-
-
-

By way of example, the three computer buses enjoying the • A port address to access the board most widespread use—namely ISA, VMEbus, and PCI—will • Suitable driver software be discussed in the following sections to a level of detail that patch buffor logic be discussed in the following sections to a level of detail that
will provide a basic understanding of simple interface design,
from which practical add-on board applications may be con-
 \bullet Address decode logic structed. Choosing an appropriate port address may be affected by

which allowed add-on cards to be connected via an 8-bit ver- and transfer data via the data bus is quite straightforward as

mable gate arrays (FPGA) that exhibit very short pin-to-pin sion of the proprietary ISA bus. This bus in an enlarged form delays. Point 6 will be covered in a later section of this article. is still available on the majority of PCs and provides the most readily accessible and straightforward means for a beginner or professional engineer to construct an add-on board for a **DAUGHTERBOARD INTERFACES** PC with little or no prior knowledge of interfacing. The re-

Currently a multitude of proprietary and platform-indepen-
mainder of this section will be devoted to outlining the essen-
dent computer buses are available for add-on boards, ranging ial features of the ISA bus and some • Data width (8, 16, 32, 64 bits or scaleable)
• Platform-independent or proprietary bus
• Data transfer; I/O mapped, memory mapped, or direct
• Data transfer; I/O mapped, memory mapped, or direct
• Board address: Dual in-• Power requirements referred to as I/O mapping since the software accesses the • Interface, application, and connector area requirements card via an address in the system's I/O space rather than in
• Data throughput

• Data throughput
• PCB mechanical strength and bus connector reliability
• Development tools
• Development tools
• Design effort and the consequent time to market delay
• Design effort and the consequent time to market de • System cost board will require four essential items:

-
-
-
-

the presence of other add-on boards in the system, but it will **ISA Boards** be assumed that 300h is a suitable value in what follows. Cre-In 1981 IBM introduced the first personal computer (PC) ating the software needed to access the board via this I/O port

Bus Type	Full Name	Maximum Data Transfer Rate (Mbytes/s)	Data Widths (Bits)	Connector Type	IEEE Standard
ISA	Industry Standard Architecture	8.33	8,16	Edge	
EISA	Extended ISA	33	8,16,32	Edge	
MultibusII		48	8,16,24,32	DIN	1296
VMEbus	Versa Module Europe bus	57	8,16,32	DIN	1014
64-bit VMEbus		80	8, 16, 32, 64	DIN	1014
MCA	Micro Channel Architecture	160	8,16,32,(64)	Edge	
PCI	Peripheral Component Interconnect	528	8, 16, 32, 64	Edge	
$Futurebus+$		>528	32,64,128,256	Multipin	896

Figure 3. A short list of important buses comparing their major characteristics.

```
/*QBASIC listing*/
10 baseadd%=&H300'300 hex assigned to baseadd
for port address'
20 INPUT "8-bit data for Output="; dataout%
'user inputs dataout as data byte to be
written'
30 OUT baseadd%, dataout% 'data byte written to
port address'
40 datain%=INP(baseadd%) 'data byte to be read
assigned as datain'
50 PRINT "Input Data=";datain% 'view data
byte read from port address'
```
would take the form

/*Borland TurboC v2.0 listing*/ #include (dos.h) #include (conio.h) #include (stdio.h) #define PORTID 0300 /* 300 hex assigned to PORTID for port address*/ void main(void)

 $\{$

Once a software driver is capable of single-byte I/O, routines means that it would generate a select output for any address particularly useful for video and file transfer applications as to 0 on the DIL switch. In the event of another add-on board in frame grabber cards and local area network (LAN) cards, having its port address set within this range, the DIL switch systems, such as Windows NT and UNIX, will be much more bottom half of Fig. 4 indicates how this decoder could be realcomplicated than the examples just given. ized as a single EPLD solution.

ployed, buffer ICs are required between the system bus and ments of ISA bus transfers, reference is necessary to timing an application circuit. The 74LS244 (an octal buffer with diagrams relevant to the type of data transfers of interest. Schmitt triggers) and the 74LS245 (a bidirectional buffer Figure 5 shows a typical slightly simplified I/O write bus cywith tristate capabilities) are commonly used to achieve this cle which must encompass 6 clock periods. Reading data from necessary level of isolation. Buffers are also vital to provide an ISA bus is identical except that the IOR* bus signal would sufficient drive capability because bus pins should never be be employed rather than IOW*. For information on more comconnected to more than two input pins on an add-on board. plex transfers such as memory mapped I/O or DMA, as well Buffers are selected by the board's address decode logic, some- as complete timing details, reference should be made to the times supplemented by additional glue logic, to ensure that official ISA bus specification which can be obtained from data transfers only occur when a valid port address is spec- BCPR Services Inc.

logic needs to examine the address lines A[9..2] of the ISA damage the interface components on the motherboard before bus and check to see whether these values match the board connecting the two. Although it is easy to test passively for address previously set on the card by the user to be the re- short circuits, it is more difficult to be certain that there are

by a read command. I/O transfers as opposed to DMA transfers, a select signal is generated to indicate a valid I/O cycle. This process can be further understood by examining the system address bits A[9..0] and the most important control signals:

- A9 Set to logic level '1' if the I/O address space is accessed
- A8 Set to logic level '1' for prototype boards
- A[7..1] Used for offset addresses above the base address of 300h
- A0 Generally not employed by basic decode circuits
- ALE* Active low address latch enable signal indicating start of an I/O cycle (not used in this example)
- The same set of commands transposed into C source code AEN Active high signal indicating start of a DMA bus
cycle code $\frac{1}{2}$
	- IOR* Active low I/O read signal
	- IOW* Active low I/O write signal End-MultiList

For the sake of consistency, an * placed after a signal name will be used throughout this article to denote active low assertion. In the case of the current example, 300h involves setting $A9 = A8 = 1, A[7..1] = 0$ and $A0 = 0$. The values of these 10 address bits, together with AEN, are then compared using a suitable comparator (such as the 74LS688), with the board address bits, which are usually set by the user via a DIL switch. If a valid port address is decoded, an active low select signal is generated by the 688 and this is then used in combination with either the IOR* or IOW* signal and suitable glue logic to select a data buffer. In practice, completely decoding all 10 address bits is not necessary and less complicated logic circuits can be designed by ignoring some of the least significant address bits. An example of an efficient decode logic circuit comprising just two ICs for a basic 8-bit I/O mapped interface is illustrated in the top half of Fig. 4. This address decoder has treated bits $A[4..0]$ as don't care signals which can easily be developed to provide block transfers. These are within the range 300h to 31Fh if A7, A6, and A5 were all set respectively. Device drivers intended for use with operating configuration would need to be changed appropriately. The

To protect system bus logic, especially if a local bus is em- To understand fully the logical order and timing require-

ified. It is essential for add-on board designers to ensure that In order to effect a complete address decode, the decoder their boards have no critical electrical faults which would

Figure 4. Two separate implementations of a basic 8-bit I/O mapped ISA interface; the upper uses discrete 74-series components whereas the lower uses a single EPLD.

Figure 5. A schematic timing diagram illustrating an I/O write transfer across an ISA bus on a PC-AT computer. Only the relevant signals have been included and the number of wait states shown is appropriate to the minimum time required to effect the transfer.

no significant faults when power is applied to the board. One any other type of module, whereas a slave can only respond

a standard 19 inch rack enclosure and optionally supplied Only the followith an integral nower supply unit. The backplane usually data transfer. with an integral power supply unit. The backplane usually consists of a specially fabricated multilayered PCB and comprises a set of partially terminated bus tracks, onto which

either single or dual rows of male DIN connectors are

mounted. Since the VMEbus by itself only provides the means

to transfer data between boards plugged into tocol. This is a distinct disadvantage when compared with the 68000 systems) erboard. However, the VMEbus can support higher perfor- (equivalent to R/W* for 68000 systems) mance applications than ISA including full 32-bit multipro-
cessing, and for the most demanding applications a 64-bit
End-MultiList version of the VMEbus is available.

VME add-on boards are available either in standard single Euroboard (100 \times 160 mm) or standard double Euroboard The timing of these signals is shown in Fig. 6 for a single 160 mm) which allows room for one or two formels 8-bit read and a single 8-bit write. A bus cycle starts $(233 \times 160 \text{ mm})$, which allows room for one or two female 8-bit read and a single 8-bit write. A bus cycle starts when
DIN bus connectors, respectively, Boards are plugged into a the master places an address on the addre DIN bus connectors, respectively. Boards are plugged into a the master places an address on the address bus and indi-
VME bus rack by sliding them along quide slots located at the cates when this is valid by asserting the VMEbus rack by sliding them along guide slots located at the cates when this is valid by asserting the AS* signal. The mas-
ter also asserts one of the data strobes (DS0* in Fig. 6) to
the and bottom of the 19 inch rack un top and bottom of the 19 inch rack, until they are mated prop-

lizing the data transfer bus (DTB) , and supports memory mapped data transfer, DMA, and interrupts. Each add-on nal. After recognizing the DTACK* signal, the master latches board or module is referred to as being either a master or a the data and completes the bus cycle by deasserting the adslave. A master is capable of initiating data transfers with dress and data strobes. For detailed timing behavior, the

way around this problem is to connect the add-on board into to data transfer requests. Unlike the ISA bus, the VME bus a dynamic tester such as the one developed by the authors does not have an I/O space, with the result that all peripheral and described in Ref. 2. An alternative approach is to pur- devices must be mapped into the universal memory space. chase from one of several manufacturers a relatively inexpen- Another major difference is that the VME bus is asynchrosive ISA bus interface protection card with onboard buffers nous, which means that, after commencing a bus cycle, a bus
which will guarantee that the computer's motherboard is al-
master will not complete it until it recei which will guarantee that the computer's motherboard is al-
ways adequately isolated and may provide in some cases use-
ment signal from the targeted slave device. To use the VME ways adequately isolated and may provide in some cases use-
ful diagnostic capability for detecting the origins of problems
bus, the minimum requirement is that at least one master ful diagnostic capability for detecting the origins of problems bus, the minimum requirement is that at least one master experienced with a malfunctioning add-on board. and one slave are present, such as a microprocessor-b and one slave are present, such as a microprocessor-based module and a memory module, respectively. Other configura- **VME Boards** tions are also possible—for instance, a single master and The VMEbus specification was first released in 1982 by the multiple slaves or multiple masters and slaves. Although the VMEbus is based on the 68000, no restriction is placed on the VMEbus International Trade Association as a platform-inde- VMEbus is based on the 68000, no restriction is placed on the pendent bus, although it was originally based on the Motorola type of processor employed by a master module. The DTB bus
68000 microprocessor series. It is commonly available in the signsed to transfer data between install 68000 microprocessor series. It is commonly available in the is used to transfer data between installed modules and conform of a single or double bus backplane, typically housed in tains all the data, address, and control lines needed for this.
A standard 19 inch rack enclosure and ontionally supplied Only the following subset of these sig

cuitry is required on each VME board to support the bus pro- DS0* Active low data strobe 0 (equivalent to LDS* for ISA bus, which provides bus controllers integrated on a moth- WRITE* Read/write with logic levels '1' and '0' respectively

erly with a backplane.

The VMEbus allows data transfers up to 32 bits wide, uti-

the target has to recognize this address, place the correspond-

The VMEbus allows data transfers up to 32 bits wide, uti-The VMEbus allows data transfers up to 32 bits wide, uti- the target has to recognize this address, place the correspond-
The data transfer bus (DTB), and supports memory ing data onto the data bus, and then assert the DTA

Figure 6. Schematic timing diagrams illustrating the reading and writing of 8-bit data across a VME bus. Only the relevant signals have been included and the timing of DTACK shown avoids the generation of extra wait states.

VMEbus specification should be consulted. This is available A[6..4] select up to eight single-byte ports. Bit A3 is ignored

purpose single Euroboard slave module will be covered for 8- the generation of general-purpose enable signals. bit bi-directional data transfers to a single master, such as a By combining the required address bits with AS*, an en-68000-based module. The first consideration when designing able signal can be produced to form part of a general select a slave module is to decode the available address space, which signal for a data buffer, such as the 8-bit 74LS245 bi-direcfor a 68000-based system is 16 Mbytes (24 bits). In a complete tional buffer. Several methods are available for implementing VMEbus system this would normally be partitioned to pro- an address decoder, but since a large number of address lines duce a memory map of all the available resources such as are commonly required for memory mapped I/O, a program-ROM, RAM, and input/output ports. In this particular exam- mable device is highly recommended. In the case of the chople, however, the objective will be restricted to providing two sen example it would be necessary for the user simply to pro- (scaleable to eight) 8-bit data ports mapped to memory loca- gram this device to act as a relatively large comparator tions between 100000h and 100070h. Figure 7 shows how the capable of generating two select signals for the ports at VMEbus address bits would need to be assigned in order to 100000h and 100010h. Figure 8 shows a circuit diagram for a achieve this. The values of the 17 most significant bits suitable I/O decoder and buffer design employing five discrete A[23..7] map the slave module's address, whereas the bits ICs and one EPLD. The components used have been chosen

from the VMEbus International Trade Association. in this example and although bits A[2..0] are also not used By way of example the procedure for designing a general- specifically, they are available for additional features, such as

Address bits Decimal equivalent **Binary value**

Address bits Decimal

Hex value

equivalent

Binary value

Hex value

Y = port number Offset Z enables optional feature for selected port

Figure 7. An example of VMEbus address decoding for mapping single byte ports into memory. This maps the ports into the address range from 100000h to 100070h due to the values used in bits [A23 . . A7]. The values of the bits labeled Y and Z allow 64 distinct port locations within this 70h address range, as indicated in the lower two components of the figure.

Figure 8. A basic 8-bit memory mapped circuit interfacing two byte-port addresses to the VMEbus. In this example the address decoding is achieved using an EPLD whereas DTACK generation and data buffering are implemented using standard 74-series components.

the EPLD are combined with the active low data strobe signal ing interrupts and DMA operations. DS0*, to enable individually the two bi-directional data buffers. The direction of data transfer is determined by inverting **PCI Boards**
the WRITE* bus signal and applying it to the S/R* pins of
the buffers. The DTACK* signal is generated in this circuit. Add-on boards at the high e the buffers. The DTACK* signal is generated in this circuit Add-on boards at the high end of the performance range use
as soon as the buffers are enabled, so no wait states are gen-
a local bus operating at speeds close to as soon as the buffers are enabled, so no wait states are gen-

or Motorola 68000-based systems will find Refs. 3 and 4 to be diskette drives, local area networks, displays and add-on useful sources of information. Reference 3 is a VMEbus user's boards in general can gain access to the computer's resources.

for their obvious function rather than to minimize the number many practical examples including circuit diagrams for inof devices. In this circuit the active low-output signals from terfacing memory and peripheral devices and for implement-

erated. If it were necessary to access a slow device, such as cessor. In 1992 Intel Corporation created the peripheral com-ROM, additional logic would be needed to extend the bus cy- ponent interconnect (PCI) specification, partly to prevent a cles by delaying DTACK* and thus ensure that the required proliferation of local bus designs and partly to address the setup and hold times were met. As with ISA bus interfacing longer-term needs of the computer market by defining a highan effective interface can be achieved using a single program- performance bus which is non-processor-specific. This is mable component such as an EPLD or FPGA rather than sev- achieved on the motherboard using a bridge between the proeral discrete components. cessor's local bus and memory bus and a PCI bus through Readers who are interested in interfacing cards to VMEbus which peripheral equipment such as hard disk drives, floppy handbook, while Ref. 4 contains explanatory material and The latest revision of the PCI specification can be obtained that although the PCI bus is widely available on modern PCs, signals. A 32-bit card containing bus mastering capability

-
-
-
- Three standard card sizes—namely long, short, and vari-
the functional signal groups can be found in Ref. 5.
-

PCI employs time-multiplexing of the address and data sig- wait states. All signals need to be stable on rising clock edges nals to create a 32-bit or 64-bit AD signal set. A maximum of which are used to identify the start of numbered clock cycles. 101 signals might need to be considered in the design of a 64- During the first clock cycle the initiator takes control of the bit card, but many of these signals are optional. The mini- bus by asserting the FRAME* signal bit card, but many of these signals are optional. The minimum number of required signals for a 32-bit target card is 47, the address bus and the code for the required transaction type divided into three distinct groups, namely 37 address/data/ on the C/BE[3..0] control lines. During the second cycle, the

from the PCI Special Interest Group. It should be appreciated command signals, 6 interface control signals, and 4 system it is also found on other computers such as DEC workstations. would need two additional system signals to handle bus arbi-The most important features of the PCI bus affecting the tration issues. The signals which are optional divide into four design of add-on cards are as follows: groups, namely 39 address/data/control signals associated with the 64-bit extension, 5 JTAG boundary scan signals for • The PCI bus allows a variety of bus masters and target in-circuit testing of the card, 4 interrupt request signals, and boards to communicate with each other, and the host us-
4 miscellaneous signals. The latter include boards to communicate with each other, and the host us-
ing synchronous-burst data transfers of a length which exclusive accesses during two or more data transactions ing synchronous-burst data transfers of a length which exclusive accesses during two or more data transactions, a
is negotiated between the initiator and target devices. clock control signal (intended for mobile rather tha clock control signal (intended for mobile rather than add-on • Bus clock speeds from zero (lines held low) to 66 MHz cards), and two bus snooping signals. In addition to conand data widths up to 64 bits provide a maximum data taining pins for all these signals, the PCI connector includes transfer rate of 528 Mbytes per second. several power and ground pins together with two pins • The PCI specification supports both 5 V and 3.3 V expan- PRSNT1 and PRSNT2. One or both of these two pins must be sion cards using card edge connectors with keyed cutouts connected to ground via a 10 nF high-speed capacitor on an to prevent users plugging the wrong voltage card into add-on card in order to encode the card's maximum power one of the motherboard slots. requirement as 7.5 W, 15 W, or 25 W. A fuller description of

able-height short—are supported. Since the add-on card designer needs to understand how
Cards adhering to the PCI standard must contain a pre-
data may be transferred across the PCI bus, the operation of • Cards adhering to the PCI standard must contain a pre-
scribed set of registers to hold information which facili-
tates automatic configuration at power up.
now be briefly described. Figure 9 shows a schematic timing diagram for an optimized burst transaction involving four In order to minimize the number of physical lines required, read transfers of data from a target card onto the bus with no

Figure 9. A PCI bus timing diagram for an optimized burst of four read transfers. The turnaround cycle is required for read operations to provide time for the slave to replace address bits on the multiplexed AD bus. This is not necessary in write transfers because the master has control of both operations.

initiator indicates on the C/BE[3..0] control lines which individual bytes to transfer in the current double-word transaction and asserts the initiator ready IRDY* signal. During the third clock period, which is called a turn-around cycle, the addressed target device first asserts DEVSEL* to indicate that it has recognized its address, then asserts the target ready TRDY* signal (hence claiming the transaction) and, by the end of the cycle, places the first requested data item on the multiplexed address/data bus. The initiator responds by latching data on successive rising edges of the clock and deasserts the FRAME* signal in the cycle before the transfer of the last data item. In the final clock cycle of importance the initiator de-asserts the remaining signals after which another bus master has an opportunity to gain control of the bus. During data transfer, a slow target card may introduce wait states by de-asserting the TRDY* signal until it is ready for the next data item. Write transfers are similar to read transfers except that the bus command type is different, the turn around cycle is not needed, and TRDY* and DEVSEL* are asserted simultaneously in the second clock period rather than the third.

Single transfers across the PCI bus are achieved in a similar manner to burst transfers except that every data item to be read is preceded by an address item and a turn-around cycle. Clearly, the rate of data transfer is drastically reduced in this mode and it is mainly used during configuration type transactions. A full description of all the various types of bus transfers may be found in Ref. 5.

All PCI add-on boards must contain registers holding configuration information. This so-called configuration space must be accessible at all times, but its principal use is during system initialization to configure the card for proper operation within the system. The first 64 bytes of configuration space is called the configuration header, and Fig. 10 shows how this is partitioned into regions containing fixed data—for example, vendor ID, device ID and class code, regions containing command and status registers, a region containing base address registers to indicate the memory, I/O and ROM space requirements of the card, and a region for interrupt requirements. A configuration access is achieved by asserting
the IDSEL line during the address cycle. This acts like a
device enable with the address bits A[10..8] selecting the
device function while address bits A[7..2] se 64 double-word registers of the complete configuration space to be read from or written to. In the case of an add-on card for a PC, each configuration transaction is a two-step nents recommends that trace lengths for data/address signals process. A double-word specifying the nature of the transac- should be no more than 1.5 inches and 2 inches for other sigtion and the transaction address is first written by the PC nals while the clock signal trace must be 2.5 inches \pm 0.1 to I/O space locations 0CF8h through 0CFBh, and the data inches. For these reasons the design of a PCI card is intrinsiare then transferred using I/O space locations 0CFCh cally more difficult than the design of ISA or VME cards, and through 0CFFh. through 0CFFh. the use of MSI chips is not a viable solution. Some large com-

at a minimum 33 MHz clock frequency, it is desirable that it custom PCI interface chips to designs tailored for their own should also operate correctly at slower speeds down to 0 Hz specific applications. Other manufacturers utilize third-party for debugging and power saving purposes. For conventional PCI interface devices such as AMCC's S5933 PCI Match-33 MHz operation, the control signals have very stringent maker (6) and PLX Technology's PCI 9050 series of compotiming constraints—in particular a minimum 7 ns setup time nents (7). Programmable devices also enjoy wide usage for on input bussed signals. The PCB traces on a PCI card are PCI interfacing because the card designer can program them also critical. The PCI specification strongly recommends that to include only the application features necessary and may in the layout of the important shared signal pins on the PCI addition be able to include some of the back-end application interface device should correspond closely with the PCB edge logic if there is space remaining on the device. Suppliers of connector layout. One manufacturer of add-on board compo- suitable PCI compliant programmable devices include Altera

Although a PCI add-on card must be capable of operating panies manufacturing PCI add-on cards make their own full-

Corporation (8) and Xilinx Inc. (9), both of whom also supply on the motherboard and to activate and deactivate indiuseful design and application notes on request. vidual cards at will

ant add-on card from scratch is a time-consuming task which the system can be speeded up in appropriate cases by the use of a PCI \cdot A set of configuration registers at standard locations prototyping card. AMCC supply an evaluation board compris-
which can be read from and written to by th prototyping card. AMCC supply an evaluation board compris-
ing a PCI Matchmaker interface chip, a nonvolatile RAM for \triangle A device driver which can be loaded into or removed for ing a PCI Matchmaker interface chip, a nonvolatile RAM for • A device driver which can be loaded into or removed from holding configuration space information, a programmable holding configuration space information, a programmable
memory if the associated card is added or removed while
the user's back-end application. The ISA connector is a useful
the system is running

could be advantageously applied to prototyping ASIC-oriented
designs before going to large-scale manufacture. They are also
proposing to develop PCI-compliant add-on boards for image
filtering and cryptography, both of whi

A typical computer system normally contains several add-on
chitecture, ISA, EISA, and MCA buses all fall into this latter
cards all requiring similar system resources such as $1/O$ and
category. PC add-on cards designed af ideal a standard was required, and this has come to be known
as "plug-and-play" in the case of PC-based cards running un-
Design of ISA-Based Plug-and-Play Cards der the Windows 95 operating system. PCMCIA cards are ex- Since the ISA bus provides no mechanism for isolating an inamples of cards which are automatically reconfigurable while dividual card for configuration, the ISA plug-and-play specipower is applied to the system rather than just at switch-on. fication demands that a particular sequence of steps must be A Microsoft white paper describing the relationship between carried out. A highly condensed overview of this procedure Windows 95 and PCMCIA can be downloaded from Compu- now follows. A special 32-byte sequence, generated by a linear serve's "Plug-Play" forum. **feedback** shift register and called the *initiation key*, is first

- A means for device vendor and device identification data **PCI Interfacing Examples.** The production of a PCI compli- and a list of resources needed by the card to be read by
	-
	-

Feature since it enables the designer to conveniently configure
the PCI interface before the evaluation card is able to commu-
micate via the PCI bus.
An example of an add-on card using programmable chips
fore allocating r

bus standards do not incorporate all the necessary features, **ANULTICARD COMPATIBILITY** and these have to be added by the card designer in order to achieve full plug-and-play compatibility. In the case of PC ar-

sent to all cards to put them into a listening mode. This is a **Generic Plug-and-Play Requirements** security feature to prevent any accidental access to a wrong location altering the configuration of a card. A special se-The plug-and-play card designer must implement the follow-
ing features:
 $\frac{call}{m}$ then causes them to arbitrate among themselves to call, then causes them to arbitrate among themselves to choose one card to go into a state of isolation. The system • A card detection mechanism to enable the system soft- configuration software then assigns a card select number ware to detect the presence of a card in a particular slot (CSN) to this isolated card, reads its resource requirement

list, and then causes it to enter the sleep mode. This process is repeated until all cards present have been isolated, processed, and put to sleep. The configuration software then uses the card selection number to wake up each card individually, assign nonconflicting resources to it, and activate it for normal operation.

In order to perform the necessary communications, plugand-play ISA cards have three special 8-bit I/O ports. Two of these, namely the configuration address port and the configuration data port, are write-only and are implemented at the fixed addresses 0279h and 0A79h, respectively. The third, called the configuration read data port, is read-only and is implemented at an address ending in 11b located somewhere in the range 0203h through 03FFh (e.g., 0207h). The configuration software has to find an address in this range which does not select a legacy card and then tell all the plug-andplay cards the actual address of this port. The bottom 6 bits of a byte written to the address port access one of 64 eightbit registers whose contents can be read via the read data port or overwritten via the write data port. These registers form the bottom quarter of the 256-byte configuration register space shown in Fig. 11.

The card wakeup call mentioned earlier in the overview consists of writing 03h to the address port and 00h to the write data port, following which all cards with nonassigned CSNs wakeup. Each card must contain in on-board memory a unique factory-generated 64-bit identification number plus an 8-bit checksum of these 64 bits which are used during the card arbitration process as follows. The cards all simultaneously examine the first bit of their own unique ID number. Cards having the bit value one put the number 55h in their isolation register at offset 01h followed on the next bus cycle by the number AAh. The numbers 55h and AAh are read by the configuration software and hence appear on the bus. Cards having zero in this bit position passively read the bus
and go to sleep if the sequence of values 55h and AAh is ob-
And go to sleep if the sequence of values 55h and AAh is observed. This process continues through the 72 bits leaving
just one card awake. The isolated card then receives its
unique CSN which is written into the register at offset 06h. either espansive of the board's application. unique CSN which is written into the register at offset 06h. A CSN of 00h is then written to the register with an address offset of 03h which causes the previously isolated card to go to sleep and all the others to wake up. The card isolation process is repeated until all cards have been allocated CSNs. During this isolation process the 8 bits of the checksum
component provide a mechanism for the operating system
to detect the presence of legacy cards through the bus con-
tention they cause and to respond by trying a diff

erating system wakes up each card in turn and reads its ter numbered 0 and 1). Of course the card designer does resource requirement list. The resource data are read one not need to implement any of these resources if the resource requirement list. The resource data are read one not need to implement any of these resources if they are resource data register at offset 04b not required by the card's application. byte at a time from the resource data register at offset 04h not required by the card's application.
shown in Fig. 11. Each byte is made available from slow Readers who need more information on the implementashown in Fig. 11. Each byte is made available from slow Readers who need more information on the implementa-
sccess nonvolatile memory and must not be read until it tion of plug-and-play compatible cards should consult Ref access nonvolatile memory and must not be read until it tion of plug-and-play compatible cards should consult Ref. becomes valid as indicated by the status register at offset 05h. Once it has a complete picture of the total require- material covered above as well as providing detailed informents of the add-on cards, the operating system analyzes mation on plug-and-play BIOS and operating systems exthe information to find a nonconflicting allocation which it tensions.

Offset	Register name	
00 _h	Set read port address	
01 h	Serial isolation	
02 _h	Configuration control	
03 _h	Wake command	
04 _h	Resource data	
05h	Status	
06 h	Card select number (CSN)	
07h	Logical device number	
08 h 1F _h	Reserved card-level registers	
20 _h 2F _h	Vendor-defined card-level registers	
30 h	Activate	
31 h	I/O range check	
32 h 3Fh	Reserved for logical device control	
40 h 5Fh	ISA memory configuration registers 0-3	
60 _h 6Fh	I/O configuration registers 0-7	
70 h 73 h	Interrupt configuration registers 0-1	
74 h 75 h	DMA configuration registers 0-1	
76 h A8 h	32-bit memory configuration registers 0-3	
A9 h FF h	Reserved for logical device configuration	

Having assigned a unique CSN to every card, the op-
https://www.card.com/section card in turn and reads its ter numbered 0 and 1). Of course the card designer does

In this article the authors have provided an overview of the **ADJUSTABLE FILTERS.** See PROGRAMMABLE FILTERS. relationship between computer systems and add-on boards. **ADJUSTABLE SPEED DRIVES.** See INDUCTION MOTOR Since bus Since bus systems provide the lines of communication be-
tween an add-on board and a host processor, a considerable
part of the article has been devoted to buses in common use.
It is clear from the examples provided that t options for the add-on card designer, ranging from simple **ADVANCED PROCESS CONTROL.**
input/output interfaces to complex and high-speed video pro-
TOR FACTORY CONTROL AND OPTIMIZATION. cessors. Cards with undemanding requirements can be designed to interface to the simplest bus available and can be built and tested by anyone possessing quite limited design tools and hardware facilities. On the other hand, cards with very demanding requirements will need to take advantage of the capabilities afforded by one of the high-speed buses; for example, PCI and their design and construction will usually require rather sophisticated design tools and manufacturing facilities. Alternatively, when very high-speed data communication between two add-on boards is required, a direct boardto-board interface can be utilized. An example is provided by the feature connector found on many PC-based display cards and video-based application boards. Examples of proprietary board-to-board interfaces are DT connect from Data Translation and DSPlink from Loughborough Sound and Images.

The trend in add-on board design is toward cards which are programmable to a greater or lesser degree. This is evident in the emergence of cards which are automatically configurable and in cards whose functionality can be programmed to match different tasks.

BIBLIOGRAPHY

- 1. L. C. Eggebrecht, *Interfacing to the IBM Personal Computer,* 2nd ed., Carmel: SAMS, 1992.
- 2. S. S. Ipson, N. O. Van Haght, and W. Booth, A versatile standalone tester of PC expansion cards designed for undergraduate projects, *Int. J. Electr. Eng. Educ.,* **33**: 99–107, 1996.
- 3. S. Heath, *VMEbus User's Handbook,* Oxford: Heinemann Newnes, 1989.
- 4. A. Clements, *Microprocessor Systems Design,* 2nd ed., Boston: PWS-KENT, 1992.
- 5. T. Shanley and D. Anderson, *PCI System Architecture,* 3rd ed., New York: Addison-Wesley, 1995.
- 6. AMCC product information on the internet at http://www.amcc.com
- 7. PLX Technology product information on the internet at http:// www.plxtech.com
- 8. Altera Corporation product information on the internet at http://www.altera.com
- 9. Xilinx Inc. product information on the internet at http://www.xilinx.com
- 10. S. Hauradou, T. Lejealle, S. Haezebrouck, O. Meullemeestre, and A. Galisson, The ''PCI generic card'': hardware reconfiguration using a FPGA-based PCI add-on board, http://www-elec.enst.fr/ fiches/stages/hauradu/
- 11. T. Shanley, *Plug and Play System Architecture,* New York: Addison-Wesley, 1995.

S. S. IPSON N. O. VAN HAGHT W. BOOTH University of Bradford

SUMMARY ADDRESS INTERPRETATION FOR POSTAL SER-

VICES. See POSTAL SERVICES.

-
-
-
-