

Figure 1. Row-based architecture consists of rows of logic modules separated by horizontal routing channels. The routing tracks in horizontal routing channels are segmented. Vertical routing resources are relatively limited compared with horizontal routing resources. IO modules are at the boundary.

Conceptually, an FPGA device can be visualized as composed of three types of basic components embedded in a twodimensional grid: logic modules, routing resources, and IO modules. A logic module can be customized to realize various logic functions for different circuit designs. IO modules are located around the periphery of an FPGA device. Routing resources consist of routing segments in both vertical and horizontal directions. Usually, adjacent routing segments in the same direction are grouped together to form routing channels. Interconnections between logic modules are realized by routing nets through the routing channels. Row-based and symmetrical array architectures are two popular architectures used in commercial FPGA products. In row-based architecture (see Fig. 1), logic modules are grouped into rows separated by horizontal channels. Compared to the horizontal routing resources, vertical routing segments are much more limited. In symmetrical array architecture (see Fig. 2), routing channels are distributed evenly in both horizontal and vertical directions. Logic modules are surrounded by the adja-

Customization of logic modules and routing segments for Field-programmable gate arrays (FPGA) are one of the most implementing a particular circuit design is realized by pro-FPGAs were first introduced into the market in the mid- multiple times. SRAM-based FPGAs are an example of repro-

CAD FOR FIELD PROGRAMMABLE GATE ARRAYS cent routing channels.

popular electronic devices that circuit designers use. Because gramming a selected set of switches. A switch can be proof the high complexity of circuit designs, software tools have grammed into either a conductive state (on) or an insulative become indispensable to the circuit designer in implementing state (off). Physically, a switch can be implemented using an circuits on FPGAs. This article discusses the internal mecha- anti-fuse, or a pass transistor controlled by a static randomnism of computer-aided design (CAD) software tools used by access memory (SRAM) cell, or other technologies. An FPGA circuit designers to implement circuits on FPGAs. device is reprogrammable if the device can be programmed

1980s to combine the field programmability of programmable grammable FPGAs. Conversely, an FPGA device is one-time logic devices and the high density of gate arrays. Compared to programmable if the device can be programmed only once. the traditional application-specific integrated circuit (ASIC) Anti-fuse-based FPGAs are one-time programmable. More detechnology, FPGAs have the advantage of rapid customization scription on architectural and physical details of FPGAs can with negligible nonrecurring engineering cost. The advantage be found in several references (1–3) (see PROGRAMMABLE of rapid turnaround with relatively low cost has led to in- LOGIC ARRAYS). creasing usage of FPGAs for a wide variety of applications, The density of a state-of-the-art FPGA device is over 100K including rapid system prototyping, small volume production, gates and continues to increase rapidly. It is practically not logic emulation, and special-purpose reconfigurable com- feasible to design circuits on FPGAs without using sophistiputing. cated CAD software tools. While there are FPGAs of different

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

708 CAD FOR FIELD PROGRAMMABLE GATE ARRAYS

modules surrounded by routing channels in both vertical and horizontal directions. Because of silicon area limitation, the intersecting sis. vertical and horizontal channels in general are not fully connected. • *Device Programming.* Program the selected switches into

• Design Entry. Specify a circuit design by using schematic and routing are called *physical design* and programs for solv-
capture or hardware design languages (such as VHDL, This flow for FPGA designs is very similar to

Figure 3. A typical CAD flow for FPGAs goes through the following stages of FPGA design flow in order to fully take advantage
steps: design entry, logic synthesis, physical design, delay extraction,
and device programming and device programming. Logic synthesis and physical design steps In addition to these algorithmic differences, the primary
each can be divided into several substeps, as outlined by the dashed advantage of quick turnaround each can be divided into several substeps, as outlined by the dashed lines. tools for FPGAs must run much faster than the CAD tools for

- *Logic Optimization.* Transform the circuit network into another equivalent circuit network which is more suitable for the subsequent technology mapping step.
- *Technology Mapping.* Transform the technology-independent circuit network into a network of library cells of the target FPGA architecture so that the transformed network is functionally equivalent to the original circuit network.
- *Partitioning.* Partition the network of library cells into several subcircuits so that each subcircuit can be fit into a given set of resources of FPGAs.
- *Placement.* Assign cells of the circuit network to logic and IO modules on an FPGA device.
- *Routing.* Assign nets of the circuit design to the routing segments on an FPGA device. Select the set of switches that need to be programmed into the on state.
- *Delay Extraction.* Compute the routing delay with the **Figure 2.** Symmetrical-array architecture consists of islands of logic physical routing information. Routing delay data will be modules surrounded by routing channels in both vertical and hori-
used for post-layout circui
	- on state.

architectures in both industry and academic research, the
flows of the CAD software tool for any FPGA designs are simi-
lar and consist of several basic steps, as illustrated in Fig-
ure 3:
tools. On the other hand, the ta

for solving the problems encountered in the FPGA design flow can be very different from the algorithms used in ASIC technologies. Very often, it is necessary to develop FPGA-specific algorithms in order to obtain effective as well as efficient solutions.

The reason for having FPGA-specific algorithms is mainly because the resources in FPGAs are fixed and limited, and the architectural details of logic modules and routing resources vary significantly in different FPGA products. Strictly limited and fixed resources in FPGA devices post many constraints on feasible solutions. In comparison with the CAD problems in ASIC designs, the CAD problems in FPGA designs are generally more constraint driven than optimization driven. Finding a feasible solution for an FPGA CAD problem is usually more difficult than finding a feasible solution for an ASIC CAD problem. Practically, it is often acceptable to use as many logic modules and IO pins as available in an FPGA device as long as the utilization is under the resource limits and the solution is routable.

Currently, FPGA architectures are still in constant evolution. There is not yet a universal architecture that is used for different FPGA products. FPGA CAD algorithms, especially physical design algorithms, strongly depend on the architectural details. It is generally necessary to develop architecturespecific algorithms for solving CAD problems in various

ASIC. Thus, more restrictions are imposed on the efficiency of critical algorithms for solving FPGA CAD problems.

This article will focus on the discussion of major FPGAspecific CAD problems in technology mapping, partitioning, placement, and routing. To keep the article concise, algorithmic details for solving the FPGA-specific CAD problems are omitted. In most cases, only the basic ideas of the algorithms are described and the references to the literatures that contain detailed descriptions are given.

General background information on logic synthesis and physical layout can be found in the literature (see CAD FOR MANUFACTURABILITY OF INTEGRATED CIRCUITS).

TECHNOLOGY MAPPING

Details of technology mapping algorithms vary for different architectures. The basic strategy of most FPGA technology mapping algorithms, however, consists of two basic steps: decomposition and covering. In the decomposition step, logic gates in the original circuit networks are decomposed into a different set of logic gates so that the transformed network is more suitable for achieving the optimization objectives such as area or timing. In the subsequent covering step, logic gates in the circuit are covered by cells in the library of the target FPGA device where each cell can be implemented by using a logic module.

The differences in FPGA technology mapping from the conventional approach result from the fact that the number of distinct logic functions that can be implemented with a logic module in most FPGAs is much larger than the typical library size for conventional ASIC technologies. It is therefore not practical to follow the conventional approach of enumerating all possible functions to determine the optimal selection of
library cells. Logic modules in FPGAs can be broadly classi-
fied into two categories: lookup table (LUT) based and non-
LUT based. Techniques used in technology cially in the covering step, are different for these two types of logic modules (4).

 $2^{2^{k}}$ distinct logic functions each with no more than K inputs. $2^{2^{\circ}}$ distinct logic functions each with no more than K inputs.
Examples of commercial FPGAs that use LUTs for logic mod-
mary output in a combinational circuit. It has been shown
ules include Actel's ES6500, Altera's

An important optimization objective for LUT-based tech- **Non-LUT-Based Logic Modules** nology mapping is to minimize the area, that is, the number of LUTs used for covering a circuit network. One fast and A *K*-input non-LUT-based logic module cannot implement evproblem (6). The bin-packing problem is to pack a set of ob- module used in Actel's ACT FPGA families (see Fig. 4). jects of given sizes into the minimum number of bins of fixed In the covering step for non-LUT-based FPGAs, an imporcapacity. The bin packing problem is NP-hard, but simple, tant operation is to determine whether a cover of the logic fast, and effective heuristic algorithms for solving the prob- gate can be implemented by personalizing a non-LUT logic lem exist. The technology mapping results generated by using module. This problem is also known as the *Boolean matching* this approach are significantly better than the conventional problem (8). For the logic module shown in Figure 4, the num-

LUT-Based Logic Modules
Another important optimization objective is circuit perfor-
A K-input LUT-based logic module can implement a total of mance metric is the maximum circuit level, i.e., the maximum

effective approach for LUT area minimization is to formulate ery logic function with no more than *K* inputs. An example of the decomposition and covering problems as the bin-packing a non-LUT-based logic module is the multiplexer-based logic

approach in terms of both run time and area. ber of distinct logic functions implementable by a logic mod-

710 CAD FOR FIELD PROGRAMMABLE GATE ARRAYS

Boolean matching is based on a reduced ordered binary decision very complex. Driven by the demand of supporting systemdiagram (BDD) technique (9). Given a subcircuit logic func- level circuit designs, the FPGA device is becoming larger in tion F and a logic module function G, BDDs for *F* and *G*, de- terms of density as well as more heterogenous in terms of the noted as BDD_F and BDD_G , respectively, are constructed. Bool- types of resources. It is not uncommon to find a commercial ean matching of *F* on *G* is performed by detecting whether FPGA device that contains different logic modules, complex BDD_F is isomorphic to any subgraph of BDD_G . Figure 4 illus- IO modules, various speed grade clocks, embedded memory trates BDDs for a logic function $F = \overline{xy} + xz$ and the logic module shown in Fig. 4, $G = (a + b)(\bar{c}d + ce) + (a + b)(fg + c)$ *fh*). Function *F* can be implemented by *G* because BDD_{*F*} is sources on an FPGA device have different upper limits, and a nodes in BDD*G*. Technology mapping and fast Boolean match- the different resources. To further complicate the capacity ing algorithms using the BDD isomorphism approach have constraint, a logic function can be implemented by using dif-

involved, FPGA partitioning could be either multiple-FPGA tiple choices of logic function implementation. partitioning or single-FPGA partitioning. FPGA partitioning algorithms implemented in commercial

gle FPGA device and is most commonly used for hierarchical tations, finding an initial feasible partitioning solution can architecture FPGAs. In a hierarchical architecture FPGA de- be challenging. vice, routing resources between logic modules are not uniformly distributed. Instead, logic modules are grouped into clusters where each cluster contains a number of logic mod- **PLACEMENT** ules. Routing resources between clusters are normally much limited compared to the routing resources within a single In the placement step, each cell in the circuit netlist is ascluster. Hierarchical architecture has the advantage of signed to a module on an FPGA device. The two most imporsmaller device die size than a flat architecture for the same tant issues for FPGA placement are routability and perfordevice density, and therefore is most popular for supporting mance. Because of the fixed routing resources available on an high-density FPGA devices. In the physical design flow for a FPGA device, routability is usually treated as a constraint hierarchical architecture FPGA, a circuit is usually first parti- in the placement process. Net length minimization, which is tioned into subcircuits so that each subcircuit can fit into a usually the most important optimization objective for convensingle cluster. Then, subcircuits are placed and routed within tional placement problems, is only of secondary importance in individual clusters. FPGA placement. Circuit performance in FPGA placement is

most basic objective of FPGA partitioning is interconnection fied by the circuit designer. Placement algorithms that conminimization between subcircuits. However, compared to the sider timing constraints are called *timing-driven placement* conventional partitioning problems, FPGA partitioning needs *algorithms* in the literature. to satisfy more constraints in order to obtain a feasible parti- Similar to the placement algorithms for ASIC technology, tioning solution. Finding a feasible partitioning solution is the placement steps in FPGAs consist of initial placement folmore difficult and important than in conventional parti- lowed by placement optimization. Initial placement normally tioning problems. This is because the resources in an FPGA concentrates on general objectives, such as net length minimidevice, especially logic modules and IO ports (or the routing zation, and uses constructive algorithms such as min-cut resources between clusters within a single FPGA device), are placement in order to achieve fast run time and reasonable strictly limited. Consequently, FPGA partitioning problems quality. During placement optimization, initial placement reare more resource-constraint driven than conventional parti- sults are further improved to ensure that the routing resource tioning problems. constraints are satisfied and other objectives, such as timing,

ule is more than 700, and thus makes it impractical to apply Two most essential constraints for both multiple-FPGA a conventional library enumeration approach. and single-FPGA partitioning are IO constraint and capacity A specialized technique for non-LUT-based logic module constraint. Capacity constraints for an FPGA device can be *x* arrays, and dedicated resources designed for supporting spe cial functions (e.g., wide input gates). Different types of reisomorphic to a subgraph of BDD*^G* as induced by the shaded feasible partitioning must satisfy the limitations for each of been developed for multiplexer-based logic modules (10,11). ferent resources in an FPGA device. For example, a 2-input gate can be implemented using either a 2-input LUT or a 3 input LUT logic module. Consequently, the capacity con-**PARTITIONING EXECUTE: PARTITIONING Straint of an FPGA device cannot be accurately captured by** simple measurements such as gate count upper bounds. In In the partitioning step, a circuit is partitioned into a collec- addition to the limitation on each type of resource, capacity tion of subcircuits. Depending on the number of FPGA devices constraints for an FPGA device need to take into account mul-

In multiple-FPGA partitioning, a circuit is partitioned be- CAD tools are usually based on traditional move-based aptween multiple FPGA devices so that each subcircuit can proaches, such as Fiduccia–Mattheyses algorithm (12), with fit into a single FPGA device. An example where multiple- modification to incorporate FPGA-specific constraints into the FPGA partitioning is necessary is a logic emulation system. algorithms. Starting with an initial feasible partitioning solu-A logic emulation system verifies the functionality of a circuit tion that satisfies the capacity constraints, the algorithms design by implementing the circuit design on FPGAs running maintain the feasibility by allowing only the moves that do at a slower clock speed. Typically, a system-level design is too not violate capacity constraints. Initial feasible partitioning large for a single FPGA device and therefore must be imple- solution is usually not difficult to find if the device utilization mented using multiple FPGAs. is not close to the limitation. However, for partitioning prob-Single-FPGA partitioning partitions a circuit within a sin- lem where device utilization is approaching the resource limi-

Similar to the conventional partitioning problems, the also typically treated as a set of timing constraints as speci-

are optimized. Despite similarity to the ASIC placement approach, there exist several FPGA-specific issues that most FPGA placement algorithms need to address, especially during placement optimization, which is very often based on simulated annealing techniques.

Global Routing for Channel Density Computation

The numbers of routing tracks in routing channels are fixed for an FPGA device. A necessary condition for any feasible placement solutions is that the channel density in every chan- \uparrow + \uparrow + \uparrow + \downarrow tracks nel cannot exceed the number of routing tracks available in **Figure 5.** A clock pin on a logic module can be connected to one of the channel. Minimization of net length will tend to cause two clock network tracks (CLK1, CL local congestion and produce a placement solution that is very nels. The connection is established by turning on appropriate difficult for subsequent global routing algorithm to generate switches, represented by the circle difficult for subsequent global routing algorithm to generate a feasible routing. In order to calculate the channel density accurately, simulated annealing-based placement algorithms meed to perform global routing iteratively for every move.

Therefore, in addition to producing high-quality routing solu-

tions on a clock network. Consequently, the clock skews on

tions, run time becomes a critical req placement algorithms used in standard cell architectures, where channel heights can be adjusted and, therefore, global **ROUTING** routing does not need to be embedded within the placement process. Because of the high complexity involved in the routing prob-

for FPGAs is also very different from ASIC. Normally, an but does not choose specific routing tracks and switches for
FPGA device contains routing tracks of various lengths in organism case in the goal of global routing is FPGA device contains routing tracks of various lengths in or- each net. The goal of global routing is to create a problem that der to achieve delicate balance between routability and per- can facilitate the subsequent deta der to achieve delicate balance between routability and performance. Simple interconnection delay estimation models segments. Since routability is the most important issue, mini-
based on net length or fanout are no longer accurate enough mization of channel density is normally th based on net length or fanout are no longer accurate enough for use within timing-driven placement algorithms. On the jective in FPGA global routing. Similar to the approach for other hand, more accurate interconnection delay computation conventional ASIC technologies, FPGA global other hand, more accurate interconnection delay computation conventional ASIC technologies, FPGA global routing prob-
methods, such as the distributed RC model, are too lems are normally formulated as minimum steiner tre methods, such as the distributed *RC* model, are too lems are normally formulated as minimum steiner tree prob-
computationally expensive for incorporating into simulated lems and solved by using steiner tree minimization computationally expensive for incorporating into simulated lems and solved by using steiner tree minimization algoannealing-based placement algorithms. Therefore, special rithms. However, there exist two FPGA-specific issues in techniques for fast and sufficiently accurate interconnection global routing. The first one is run time. As techniques for fast and sufficiently accurate interconnection global routing. The first one is run time. As mentioned in the
delay estimation are essential for timing-driven FPGA place-
previous placement section, since gl delay estimation are essential for timing-driven FPGA place- previous placement section, since global routing is embedded
ment. Fast interconnection delay estimation techniques have within the placement optimization proces ment. Fast interconnection delay estimation techniques have within the placement optimization process, run time of the
been successfully developed and used for channel-based FPGA global router is more restricted than the g been successfully developed and used for channel-based FPGA architectures (13). The second issue is routability used for ASIC technologies. The second issue is routability

cuit designs, especially for high-speed system level designs. tails within the channel intersection areas need to be consid-
As long as other higher priority constraints are satisfied, it is ered in order to estimate the r As long as other higher priority constraints are satisfied, it is ered in order to estimate the routability more accurately (15).
always desirable to reduce clock skew to further improve cir-
The task of detailed routing i always desirable to reduce clock skew to further improve cir-
cuit performance and fault-tolerant margin. FPGA architec-
cuit performance and fault-tolerant margin. FPGA architec-
cuit performance and fault-tolerant margin nected to the selected clock networks through programmable significantly different. switches. Figure 5 illustrates connections between clock pin (CLK) and two clock networks (CLK1 and CLK2) in a row- **Detailed Routing for Row-Based Architectures** based FPGA architecture. The clock pin CLK can be connected to either CLK1 or CLK2, depending on circuit designs. Routing channels in row-based architectures are segmented. Different sets of logic modules chosen for circuit placement in A routing track in the segmented channel is divided into sevan FPGA device lead to different capacitance load distribu- eral routing segments with various lengths by placing

two clock network tracks (CLK1, CLK2) in the adjacent routing chan-

lem, FPGA routing normally is performed in two phases: **Fast Interconnection Delay Estimation** *global routing* and *detailed routing.* Global routing assigns Interconnection delay estimation for timing-driven placement each net a routing path by selecting a set of routing channels, for FPGAs is also very different from ASIC. Normally, an but does not choose specific routing tra estimation. For an FPGA architecture where channel intersection areas are not fully populated with switches, routabil- **Clock Skew** ity in the intersection areas cannot be accurately measured Controlling clock skew is a critical issue in synchronous cir-
cuit designs, especially for high-speed system level designs.
is within the channel intersection areas need to be consid-

cuit performance and fault-tolerant margin. FPGA architec-
tures allow further clock skew reduction during placement. A router Design of detailed routing algorithms depends heavily tures allow further clock skew reduction during placement. A router. Design of detailed routing algorithms depends heavily
typical FPGA device usually contains several clock networks. The FPGA routing architectures. Detail typical FPGA device usually contains several clock networks. on FPGA routing architectures. Detailed routing algorithms
Clock pins on sequential elements such as flip flops are con-
for row-based and symmetrical-array-base for row-based and symmetrical-array-based architectures are

712 CAD FOR FIELD PROGRAMMABLE GATE ARRAYS

Table 1. FPGA Logic Synthesis Tools Vendors and Their Products

switches between the adjacent routing segments (Fig. 6).

Routing track segmentation is designed based on the net con-

metric and in the row-based architectures.

The search space therefore is significantly limited. To im the vertical routing segments are attached to the logic modules and provide routing resources similar to the feed **COMMERCIAL CAD SOFTWARE** throughs found in the standard cell architecture. Intersecting vertical and horizontal routing segments are fully populated Front-end logic optimization and technology mapping algowith switches so that any vertical routing segments can be rithms normally do not have strong dependence on FPGA arconnected to any intersecting horizontal routing segments as chitecture details. A small set of basic technology mapping necessary. Therefore, the detailed routing problem in row- algorithms can be used to support different FPGA products based architectures is reduced to solving segmented channel from different FPGA vendors. Consequently, front-end soft-

connections due to the relatively high fuse resistance, the Table 1 lists several major CAD software companies that denumber of switches allowed for completing a net connection velop and market FPGA synthesis tools that can support variis usually restricted in order to achieve high circuit perfor- ous FPGA architectures (18). In addition to commercial tools, mance. In a *K*-segment channel routing, the maximum num- a number of FPGA logic synthesis tools developed at universiber of segments used for routing any net connection is limited ties are in the public domain. Table 2 lists several such logic to *K*. For *K* equal to 1, the segmented channel routing prob- synthesis tools. lem can be solved efficiently by using a bipartite matching Unlike synthesis and technology mapping algorithms, in most commercial FPGA products. Efficient and effective tecture details during a new FPGA product development is heuristic algorithms have been developed in the commercial tools to solve the general segmented channel routing problem.

Detailed Routing for Symmetrical-Array Architectures

The intersecting vertical and horizontal routing tracks in a symmetrical-array-based architecture usually are not fully populated with switches. Consequently, the detailed routing problem for symmetrical-array-based architectures cannot be reduced to solving individual channel routing problems. A commonly followed approach is to explore the connectivity

within the routing channels specified by the global router by **Figure 6.** Routing in segmented channels. Switches in "off" and "on" using a search technique, such as maze router. The search states are represented by open and solid circles, respectively. approach is practically fassib states are represented by open and solid circles, respectively.
Switches can be turned on to connect adjacent routing wire segments
on the same track in order to route longer connections.
It is less than the number of trac channel in a row-based architecture. Moreover, the tracks in symmetrical-array architectures are not as finely segmented

routing problems. ware tools used in FPGA designs are normally from indepen-Because switches can introduce significant delay to inter- dent CAD software vendors, instead of from FPGA companies.

technique. However, for *K* greater than 1, segmented channel FPGA place and route algorithms are strongly tied to the arrouting becomes an NP-complete problem (16), except for sev- chitecture details of the individual FPGA product. Interactive eral special segmentations which, unfortunately, are not used evaluation between the physical design algorithms and archi-

Table 2. FPGA Logic Synthesis Tools Developed at Universities

Institute	CAD Tool Name
UC Berkeley	MIS-pga
UCLA	FlowMAP/RASP
University of Toronto	Chortle

critical to the success of product development. Currently, vices, in order to support system-level designs that require

The goal of CAD tools is to help circuit designers use FPGA
devices efficiently and effectively, and to help FPGA device
architectures area, performance, and routability.
architects design new FPGA architectures. Research CAD tool development.

BIBLIOGRAPHY Run Time Reduction

Currently, the capacity of an FPGA device can far exceed 1. S. D. Brown et al., *Field-Programmable Gate Arrays,* the Nether-100K gates and is rapidly increasing. As FPGA devices be- lands, Kluwer Academic Publishers, 1992. come larger, the run time of CAD tools for completing an 2. S. M. Trimberger, (ed.), *Field-Programmable Gate Array Technol-*
FPGA circuit design is getting longer, especially in the physi-
 $\alpha \sigma y$ the Netherlands Kluwer A cal design stage. Making matters worse, the increase in run 3. A. El Gamal (ed.), Special section on field-programmable gate time of current CAD tools is greater than the increase in sili-
congate capacity. It is no longer unusual to take more than $A = M_{\text{MRT3}}$ B Brayton and A con gate capacity. It is no longer unusual to take more than
a day to complete a design of a 100K FPGA device with cur-
Synthesis for Field-Programmable Gate Arrays, New York: Kluwer rent CAD tools. If the run time of CAD tools continues to Academic Publishers, 1995. increase at a faster rate than the increase in silicon capacity,
the competitive advantage of fast turnaround provided by based field programmable gate arrays, ACM Trans. Des. Autom. FPGAs will diminish. In order to maintain the fast turn- *Electron. Sys.,* **1** (2): 145–204, 1996. around advantage, it is necessary to reduce CAD tool run $\overline{6}$. R. Francis, J. Rose, and Z. G. Vranesic, Chortle-crf: Fast technol-
time, especially in the physical design stage.

The demand for flexible CAD tools that are able to support
different FPGA architectures is driven by two issues. The first
is that new FPGA architectures continue to emerge to accom-
8. B. Luca and G. De Micheli, A survey is that new FPGA architectures continue to emerge to accom-
migues for library binding, ACM Trans. Des. Autom. Electron. Syst.
migues for library binding, ACM Trans. Des. Autom. Electron. Syst. modate the requirements of new applications and technolo-
2 (3): 1996. gies, and designing new FPGA architectures requires CAD
tool support for architectural evaluation. The second issue is
9. R. E. Bryant, Graph-based algorithms for Boolean function matool support for architectural evaluation. The second issue is ^{9.} R. E. Bryant, Graph-based algorithms for Boolean function mathat developing new CAD tools is a time-consuming and hard nipulation, *IEEE Trans. Comput.*,

to predict process, and very often this process is the bottle-

mapping algorithm for the electromeck in the new FPGA product development.

In order to address these issues, CAD tools should consist

In order to address m

Innovative algorithms are always in demand as FPGA archi- *Syst.,* **CAD-16**: 376–385, 1997. tectures continue to evolve. For example, a new trend in 15. Y.-W. Chang et al., A new global routing algorithm for FPGAs, tional modules implemented in ASIC together with FPGA in pp. 380-385, 1994. a single device. It is also becoming common to provide embed- 16. J. Greene et al., Segmented channel routing, *Proc. 27th ACM/* ded memory arrays, especially on large capacity FPGA de- *IEEE Des. Autom. Conf.,* pp. 567–572, 1990.

most FPGA vendors develop physical design software tools in- both logic and memory. New CAD algorithms for logic synthehouse, and provide proprietary place and route tools together sis and physical design may need to be developed in order to with silicon products to their customers. $\qquad \qquad$ effectively integrate different functionalities on a single FPGA device.

FUTURE TRENDS IN FPGA CAD
RESEARCH AND DEVELOPMENT THE STATE STATE STATES IN EXERCRICH AND DEVELOPMENT THE STATE STATE STATE STATE STATES
Increase, hierarchical FPGA architectures are more efficient

-
- ogy, the Netherlands, Kluwer Academic Publishers, 1994.
-
-
-
- ogy mapping for lookup table-based FPGAs, *Proc. 28th Des. Autom. Conf.,* San Francisco, CA, pp. 227–233, 1991.
- **Support of Different FPGA Architectures** 7. J. Cong and Y. Ding, An optimal technology mapping algorithm
	-
	-
	-
	-
	-
	-
- **14. K. Zhu and D. F. Wong, Clock skew minimization during FPGA Innovative Algorithms Innovative Algorithms** placement, *IEEE Trans. Comput.-Aided. Des. Integr. Circuits*
- FPGA architecture design is to integrate specialized func- *Proc. IEEE/ACM Int. Conf. Comput.-Aided Des.,* San Jose, CA,
	-

714 CAD FOR MANUFACTURABILITY OF INTEGRATED CIRCUITS

- 17. S. Brown, J. Ross, and Z. G. Vranesic, A detailed router for fieldprogrammable gate arrays, *IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.,* **CAD-11**: 620–627, 1992.
- 18. S. Schulz, Logic synthesis and silicon compilation tools, *Integr. Syst. Des.,* 1996.

KAI ZHU Actel Corporation D. F. WONG University of Texas at Austin