When designing and building digital systems, we must ensure that the manufactured final product is exactly what was intended. As shown in Fig. 1, there are two processes in creating digital systems: design process and manufacturing process. Corresponding to these two processes, there are two key issues for ensuring digital systems behave as originally intended. The first is to make sure that what we are designing is correct, that is, the design is exactly the same as what we intend. The second is to make sure that what we are manufacturing is correct, that is, the product is exactly the same as what we have designed. The former process is called *design verification* and the latter is called *manufacturing test and diagnosis.* In this article we will give an overview of design verification and manufacturing fault diagnosis technology.

DESIGN VERIFICATION

As mentioned before, design verification is the process to ensure that what we are designing is exactly what is intended.

Figure 1. Creating digital systems.

time-consuming process in designing complicated systems. checked by manipulating the Boolean formulas generated The specifications describe what we want, and verification is from the circuit in the following way: the process for checking whether the designs satisfy their specifications. The first step for verification is to describe both specification and design in mathematical ways so that we can formally apply logic to them. In the case of digital systems, Boolean functions and mathematical logics such as first-order predicate calculus are typically used, since behaviors of digital systems can be directly described by these types of logic. Once we have mathematical descriptions for specifications and designs, the next step is to verify that designs satisfy The last formula is the definition of the EXCLUSIVE-OR
their specification via reasoning.

respect to specification, it is done by simulating designs and
checking the appropriateness of outputs from simulations.
However, this approach cannot be complete until we simulate
all possible cases, which is impossible many input signals (i.e., all possible values of *n* inputs or 2*ⁿ*

Verification by simulation is sometimes called *validation*,
since it does not guarantee the correctness of the design com-
pletely unless we can simulate all possible cases, which is
mostly impossible for large circuits.

function. and since then it has been widely used for various problems in

This is one of the most important and sometimes the most the logic function EXCLUSIVE-OR of *x* and *y*. This can be

their specification via reasoning.
Since verification ensures the correctness of designs with
respect to specification, it is done by simulating designs and
formally verified to be equivalent to the EXCLUSIVE OR

many uppu squares to μ , in posside varians of n inputs or z^2 over porn-proving-based verification, since it is trying to proved the correctness of designs by manipulating
prove the correctness of designs mathemati

mathematical logic or its extensions, their behaviors can be
simulated by repeatedly computing logic functions. By simu-
lating the functions of NAND in the circuit, we can obtain the
values for the output of the circuit. the case analysis technique cannot be applied to large circuits. Situations have, however, changed completely since a new data representation method for logic functions in computers, called binary decision diagrams (BDDs) (2–4), and its efficient manipulation algorithms were proposed in the 1980s. By using BDDs, significantly larger circuits can be verified in much less time.

Binary Decision Diagram

Figure 2. An example circuit that realizes an EXCLUSIVE-OR The binary decision diagram was proposed in the late 1980s

Figure 3. Decision tree and its corresponding binary decision diagram.

computer science, especially in computer-aided-design areas. Here we briefly introduce BDD.

BDDs are derived from binary decision trees. An example of a binary decision tree is shown in the left side of Fig. 3. It is basically an all-case analysis of the given logic function based on the values of variables. x_1 , x_2 , x_3 are variables and 0 and 1 are constants. Each left edge indicates that the value of that variable is 0, whereas each right edge indicates that the value is 1 (unless constant values are added to edges as attributes). We first fix the ordering of variables. In this case the ordering is x_3 , x_2 , x_1 . On all paths from the root node to the leaves, all variables must appear only in this order. By Figure 5. Using "apply" to manipulate logic operatons on BDDs. traversing the edges from the root node, we can determine the value of the function. For example, the value of the function for $x_1 = x_2 = x_3 = 0$ is 1 whereas the value for $x_1 = x_2 = 1$ BDD to verification problems. Because of these advantages $0, x_3 = 1$ is 0. Please note that the sizes of binary decision BDD is now widely used. trees are exponential with respect to the numbers of vari- Although BDD can be obtained from binary decision trees

BDD is a canonical representation for logic functions with re- binary decision trees. spect to the predetermined orderings of variables. That is, if Although BDD is a very efficient and also effective way to the two logic functions are equivalent, their corresponding manipulate logic functions, it surely has several drawbacks. BDDs will be isomorphic as long as they are using the same One of the most important is the fact that sizes of BDDs are

ables. BDD is derived from this tree by removing redundant as shown in Fig. 4, this is not an efficient way to generate nodes, as can be seen from the right side of the figure. BDDs, since sizes of binary decision trees are exponential Figure 4 shows ways to generate BDD from the binary de- with respect to the numbers of variables. So we need more cision tree. First, isomorphic subgraphs are merged as can be efficient ways to generate BDD directly from logic circuit repseen from the first transformation in the figure. For example, resentation. This can be done by the procedure "apply" that the left three nodes for x_3 are isomorphic and are merged. computes logic operations directly on BDDs. Examples of Then any nodes with two edges going to the same nodes are apply processes are shown in Fig. 5. The apply procedure badeleted, as can be seen from the second transformation of the sically traverses the two given BDDs from the roots to the figure. If the two edges go to the same nodes, the function leaves in a depth-first order. For each step in the depth-first does not depend on the value of that variable for that particu- traversal of the two BDDs, it applies logic operations, such as lar case, and hence those nodes can be deleted. After these AND and OR, on the two current nodes and generates a new steps, binary decision trees become binary decision graphs, node that corresponds to the results of logic operations. The since there is sharing of subgraphs. As can be seen from Fig. amount of time for completion of this procedure is propor-4, BDD is a lot smaller than the binary decision tree in gen- tional to the product of the sizes of the BDDs that it traverses, eral. An important fact is that sizes of BDDs can be polyno- and hence it is very efficient as long as the BDD sizes can be mial for many useful logic functions, such as adders, parity kept small. By using the apply procedure, we can generate functions, and most control circuits. Another key issue is that BDD directly from logic circuits and do not have to generate

ordering of variables. This is an important fact when we apply very sensitive to ordering of variables. Figure 6 shows an ex-

Figure 6. Ordering of variables is important for BDD.

figure. The left BDD uses the best ordering, x_1 , x_2 , x_3 , x_4 , x_5 , propriately. x_6 , whereas the right BDD uses the worst ordering, x_1, x_3, x_5 , *^x*2, *^x*4, *^x*6. So, if we use bad ordering of variables, the resulting **Practical Verification Technique For Combinational Circuits** BDDs can be too large to be manipulated. Variable ordering for BDD is one of the most important problems in BDD-re- In order to compare the equivalence among combinational cir-
lated research. It is known that to find the best ordering is cuits, it is sufficient to generate BDDs f lated research. It is known that to find the best ordering is cuits, it is sufficient to generate BDDs from the circuits and NP-complete; so we have to use heuristic approaches for large to check if they are isomorphic, si NP-complete; so we have to use heuristic approaches for large logic functions (5). There are several good heuristics for giving resentation for logic functions once ordering of variables is good ordering (6–11). These heuristics are generally good for fixed. practical use, but sometimes BDDs cannot be built simply be- So, given a circuit, first of all, ordering of variables is decause of poor ordering. In that sense, the variable ordering termined by using appropriate heuristics. Then we generate

are available in the public domain (12). They include a com- BDD for the output of the circuit.

treme case. The two BDDs represent the same logic function plete set of useful routines for BDDs, and users can maniputhat corresponds to the output of the circuit diagram in the late logic functions in BDDs by just using those routines ap-

problem for BDD is still a good research topic. BDDs for each gate in the circuit individually using the apply Because BDDs are so widely used, several BDD packages procedure as shown in Fig. 7. After this process, we get the

Figure 7. Creating BDDs from circuits.

Figure 8. Verification based on BDD.

construct a ''miter'' as shown in Fig. 9 (14,15). The two cir- partitioned circuits instead of the original large circuits. cuits to be compared are connected by an EXCLUSIVE-OR Also, we can use relationships among internal signals in circuit from output to input. Hence, even if the BDDs for the of real-life sizes, it is becoming widely used (16,17). original two circuits are large, the BDD that we construct may not become large. Although this is a better approach, it **Formal Verification of Sequential Circuits**

Figure 9. Creating a miter to check the equivalence of two circuits. tions.

Figure 10. Use relationship among internal signals to reduce the size of BDD for output.

large circuits, because the sizes of intermediate BDDs during construction of the BDD for the output may become too large.

The approach just mentioned can, however, be signifi-We repeat this process on the other circuit to be compared cantly improved by using information on the relationship and then check if the two BDDs obtained are isomorphic (13). among values of internal signals in the two circuits. For the An example verification based on this approach is shown in equivalence check of two combinational circuits, there are Fig. 8. In this case, both circuits give the same isomorphic cases in which we can verify many larger circuits, for exam-BDD and so they are logically equivalent. In this approach ple, circuits having 100,000 gates or larger. One such case the most important part is how to obtain ordering of the vari- involves two similar circuits, for example, one circuit is a ables of BDDs, since it will determine whether we can verify slight modification of the other. This occurs frequently in real circuits. If we can have a good ordering, the BDD size can be designs, as designers try to improve the performance of cirrelatively small and we may be able to finish BDD construc- cuits by modifying circuits partially or incrementally. If the tion. But if we use a bad ordering, the BDD construction pro- two circuits are similar we can expect much signal value de-
cess may not finish because of the prohibitively large size. By pendency among internal signals in pendency among internal signals in the two circuits. For exusing a good heuristic for variable ordering, the state-of-the- ample, if the circuit optimization performed by designers conart verifier based on this approach can verify circuits having sists of just inserting buffers to speed up a circuit, we will see
much internal equivalence between the two circuits. By using much internal equivalence between the two circuits. By using How can we proceed if the circuits to be verified are much internal equivalence we can partition circuits into smaller larger than a couple of thousands of gates? One way is to ones and will only need to check the equivalence among those

gate. Then if the two circuits are equivalent, the output of the order to reduce sizes of intermediate BDDs when constructing EXCLUSIVE-OR gate is always 0. So, we have only to build BDDs for the output of the EXCLUSIVE-OR gate from output BDD for the output of the EXCLUSIVE-OR gate and check if to inputs (see Fig. 10). By appropriately using tho BDD for the output of the EXCLUSIVE-OR gate and check if to inputs (see Fig. 10). By appropriately using those relation-
it is a constant 0 or not. In so doing, we do not necessarily ships and reducing BDD sizes, we can ve ships and reducing BDD sizes, we can verify circuits having build a BDD for each circuit. Instead, we can construct a BDD more than 100,000 gates rather easily if the two circuits to be for the output of the EXCLUSIVE-OR gate by traversing the compared are similar. Since this approach can treat circuits

may still not be sufficient to solve verification problems for So far we have discussed only combinational circuits. Now we describe techniques on how to verify sequential circuits formally. First we discuss comparison between two sequential circuits. Since sequential circuits generate output sequences of varying time units, we have to make sure that the outputs have the same values at all times. That is, as shown in Fig. 11, two sequential circuits are connected and we check to see if the values of the outputs are always same (18). Since there are only finite number of flip-flops, the number of possible states in the sequential circuits is finite. Therefore, when we have checked the values of the outputs for all possible states in the two circuits, we can finish verification. For each state, essentially the same procedure as for combinational verification is followed, using the method shown in the previous sec-

Figure 11. Verification of sequential circuits.

A state-transition graph can be extracted from the sequential circuit. An example state transition graph is shown in the left side of Fig. 12. *s*₀ is the initial state, which corresponds to Figure 13. Breadth-first search of state transitions. the reset state of the original circuit. In this case, there are three additional states and state transitions that interconnect them. All possible behaviors are represented as are all possi- Basically we need log_2 (numbers of states) new variables. Then left side. states.

traversing the state-transition graph features one by one un- coding: til a state that has been already traversed is reached. This is basically a depth-first search on computation trees. The time to complete this process, however, is exponential in the number of flip-flops, since there are 2^n states in *n* flip-flop circuits. Hence this approach does not work for large circuits (19,20).

Another method for traversing state-transition graphs is based on a width-first traversal on computation trees, as From this, we can get the corresponding state-transition table shown in Fig. 13. It maintains a set of states that have al- as shown in Fig. 15. In the table, *x* and *y* are encoding variready been checked. First the set has just the initial state s_0 ables corresponding to the present states and x' and y' are in the case of Fig. 13. In the next step, it will have s_1 , s_2 , and those corresponding to the next states. From this table, we *s*³ as well. Those are the states that can be reached directly can compute transition relations for the state transition by a single state transition from the state s_0 . Then, in the graph as follows: next step, we see that no more states can be added to the set, and therefore the search terminates and we have traversed everything. The key idea here is to process sets of states instead of each state individually.

The next question is how to represent sets of states effi-
ciently. One commonly used approach is to represent sets
with their characteristic logic functions. We introduce new
variables to encode each state in the state-t

Figure 12. State-transition graph and its trace of transitions. state-transition graph.

ble state transitions starting from the initial state *s*0, as we assign values of those variables so that each state has shown on the right side of the figure. This is also called a different values. This is a type of state assignment for the computation tree, because it represents all possible computa- given state-transition graph. Then a set of states can be reptions that can be done by the state-transition graph on the resented as a disjunction of values of the variables for those

Thus the goal of sequential verification is to ensure that Let us see an example, shown in Fig. 14. Since there are the values of the outputs are equal to the specified values at four states, we need two variables for encoding of states. Supeach node of the computation tree. This can be checked by pose they are *x* and *y*, and we use the following state en-

A
$$
(x, y) = (0, 0)
$$

\nB $(x, y) = (0, 1)$
\nC $(x, y) = (1, 0)$
\nD $(x, y) = (1, 1)$

$$
TR(x, y, x', y') = \overline{x} \cdot \overline{y} \cdot \overline{x'} \cdot y' + \overline{x} \cdot y \cdot x' \cdot \overline{y'} + \overline{x} \cdot y \cdot x' \cdot y'
$$

$$
+ x \cdot \overline{y} \cdot \overline{x'} \cdot y' + x \cdot \overline{y} \cdot x' \cdot y'
$$

A. In the next step we get the set of states *A*, *B*. Then we get $\{A, B, C, D\}$ in the following step. This can be computed

Figure 14. Symbolic manipulation of breadth-first traversal of the

Present x, y	Next x' y'
A 0 0	$B \quad 0 \quad 0$
B 0 1	C 0 1
B 0 1	$D \quad 0 \quad 1$
C 1 0	B 1 0
C 1 0	1) 10

x, *y*. For example, in order to get the set of states $\{A, B, C\}$, precomputed information and coupling this with efficient dy-
D} from the set of states $\{A, B\}$, we compute as follows. $\{A\}$, namic algorithms to *D*} from the set of states $\{A, B\}$, we compute as follows. $\{A, \text{ name } B\}$ and so we compute B and so we co *B*} can be represented as $\overline{x} \cdot \overline{y} + \overline{x} \cdot y = \overline{x}$ and so we compute

$$
\overline{x} \cdot \text{TR}(x, y, x', y') = \overline{x} \cdot \overline{x} \cdot \overline{y} \cdot \overline{x'} \cdot y' + \overline{x} \cdot y \cdot x' \cdot \overline{y'} + \overline{x} \cdot y \cdot x' \cdot y'
$$

$$
+ x \cdot \overline{y} \cdot \overline{x'} \cdot y' + x \cdot \overline{y} \cdot x' \cdot y' = x + y
$$

adding the original set $\{A, B\}$, the result is $\{A, B, C, D\}$. Since (Typical full fault dictionaries can require several gigabytes of *computing state transitions* is now formalized as the manipu-
storage for even moder computing state transitions is now formalized as the manipu-
lation of logic functions, this process can be efficiently auto-
gates.) Hence, research in this direction has concentrated on lation of logic functions, this process can be efficiently auto-
mated in this direction has concentrated on
mated by using RDDs. It is called the symbolic traversal of providing compact fault dictionaries. The main motiva mated by using BDDs. It is called the *symbolic traversal* of providing compact fault dictionaries. The main motivation for *state-transition* graphs and is now widely used. State-of-the, dynamic diagnosis algorithms is th state-transition graphs and is now widely used. State-of-the-
art implementation of this approach can verify circuits having
art implementation of this approach can verify circuits having
up to around 200 flip-flops, whic

manufacturing process or may be intended for the identifica- run time. tion and replacement of a faulty subcircuit. Efficient diagnosis has been known to yield rapid improvement. Given a defec-
tive chip and good design criteria, the aim of the diagnostic shown in Fig. 16(a) for a circuit with six modeled faults, two tive chip and good design criteria, the aim of the diagnostic shown in Fig. 16(a) for a circuit with six modeled faults, two
process is to identify a subset of faults that can explain all vectors, and two primary outputs. process is to identify a subset of faults that can explain all vectors, and two primary outputs. A typical use of the infor-
the errors observed while testing the chin Techniques de- mation in this dictionary could be in t the errors observed while testing the chip. Techniques de-
scribed in the following manner: If
the faulty response produced by a defective chip on the appli-
scribed in this article are typically used to reduce the time. scribed in this article are typically used to reduce the time the faulty response produced by a defective chip on the appli-
required for expensive failure analysis procedures that aim at cation of vectors v_1 and v_2 required for expensive failure analysis procedures that aim at cation of vectors v_1 and v_2 was 10 and 11, then the dictionary
the physical confirmation of the defect (e.g., under an electron could be used to indicat microscope). The time reduction is achieved by reducing the chip. Techniques for handling situations when the faulty mumber of condidates to examine by producing at the logic responses do not match with any of the stored r

signed to handle unmodeled faults. Specific techniques that **Fault-Dictionary Compaction Research**
are representative of their genre are explained in greater de-
Pass/Fail Dictionary (29). This type of are representative of their genre are explained in greater de-
tail whenever possible.
cords the faults detected, potentially detected, and not de-

Diagnosis Strategies

Diagnostic techniques can be broadly classified into three groups. The first group, called *static* (*cause–effect*) fault diagnosis, uses precomputed information in the form of fault dictionaries for matching with the faulty responses produced by defective circuits (25–33). Fault dictionaries store output information, produced by the circuit under consideration, on ap-Figure 15. State-transition table corresponding to the state transi-

ence of the given set of test vectors and under the influ-

ence of the set of modeled faults. In contrast, *dynamic* (*effect–cause*) diagnosis techniques detect the faulty behavior of the circuit while the test set is applied (34–40). Recent trends show the increasing popularity of *integrated* diagnosis using the transition relation and the state-encoding variables techniques in which the focus is on using small amounts of

occurs when multiple copies of the same design are being diagnosed (as in an integrated-circuit manufacturing process). Another significant advantage of the fault dictionary approach is that it is relatively simple to use. However, a common problem associated with these techniques is that it is $x + y = \overline{x} \cdot y + x \cdot \overline{y} + x \cdot y$ corresponds to the set *{B, C, D}*. By typically infeasible to store all the precomputed information. adding the original set *{A, B}*, the result is *{A, B, C, D}*. Since (Typical full fault on the type of defects being diagnosed. However, this results (21–24). in the fact that the time spent for diagnosing each single faulty unit is typically much larger than that required by static techniques. Hence, research in this area has concen- **MANUFACTURING FAULT DIAGNOSIS** trated on reducing the run times. Integrated techniques have Fault location for digital logic circuits is studied here. After
testing is performed to determine whether a circuit is faulty,
fault diagnosis is the flatibility provided in choosing the kind
fault location or *diagnosis*

number of candidates to examine by analysis at the logic
level.
level.
We shall first review diagnosis techniques based on their
we shall first review diagnosis techniques based on their
Unnodeled Fault Diagnosis. Since f

cords the faults detected, potentially detected, and not de-

Figure 16. (a) Matrix dictionary; (b) vector-based tree; (c) output-based tree.

by output. It is created by a single full-fault simulation and the drop on *K* dictionary for $K = 1$.

tionally intensive, requiring multiple simulations of all vec- other schemes. tors against some faults, plus a full-fault simulation to pro- *Tree-Based Compaction Dictionary (32).* Diagnostic experiduce the vector dictionary and another to produce the final ment trees (as shown in Fig. 16) have also been used to idendictionary after extra columns are added. The dictionary pro- tify information that is not diagnostically useful (for modeled duced is known to be considerably compressed, with no loss faults) to provide compact dictionaries. An example of inforof modeled fault resolution (30). mation that is eliminated corresponded to output information

tionary is enhanced by a single full-fault simulation. An entry other faults. is added to the dictionary for any vector and output that distinguishes between any pair of faults not previously distin- **Full-Fault-Dictionary Representation Research.** A key probguished. This is computationally cheaper that the compact lem with the compaction techniques that have been predictionary generation algorithm. There is no loss of modeled viously described lies in the fact that the information that fault resolution. they identify as *diagnostically useful* is useful only with re-

using efficient list splitting. The lists correspond to faults that such dictionaries in the presence of unmodeled faults may deare not distinguished at each vector–output combination in grade. Thus there is a necessity for developing storage structhe diagnosis process. However, it is not accurate for sequen- tures that enable efficient representation of the information tial circuits; hence the diagnostic resolution suffers. in the full-fault dictionary. This approach is orthogonal to

the fault simulator drops each fault after its *K*th detection output information. and creates an otherwise standard dictionary, including pos- *Matrix Dictionary (42).* Full-fault dictionaries need to store sible detections until each fault's *K*th definite detection. This output information corresponding to each vector and fault technique assumes that *K* detections distinguish between pair. Conventionally, they have been stored using a matrix most fault pairs and that some faults cause errors for many representation. For a circuit with *v* vectors, *o* outputs, and *f* vectors, filling dictionaries with unneeded data. Simulation faults, the size of the matrix dictionary is *vof* bits for combicosts here are less than those for a full-fault dictionary. national circuits and 2*vof* bits for sequential circuits.

tected for each vector. It does not record detections separately *First Failing Pattern Dictionary (30).* This is a special case of

is much smaller than a full-fault dictionary. But, as might be *Detection Frequency Dictionary (30).* A full-fault simulation expected, this dictionary loses some diagnostic capability is performed, and for each fault *f*, the number of vectors defiwhen compared with the full-fault dictionary. nitely (d_f) and potentially producing errors (p_f) are counted. *Compact Dictionary (29).* One method of enhancing the di- Each fault can cause errors numbering between d_f and d_f + agnostic capability of the pass/fail dictionary is to add output p_f . The list of faults that causes each possible number of erinformation. Such an approach is used in the creation of the rors forms an indistinguishability class for this dictionary. compact fault dictionary. The compact algorithm is computa- The resolution of this dictionary is poor in comparison with

Sequential Dictionary (30). In this technique, a pass/fail dic- for faults after they were completely distinguished from

List Splitting Dictionary (30). This dictionary is created by spect to modeled faults. Hence, the diagnostic accuracy of *Drop on* K *Dictionary (30).* While creating this dictionary, compaction, which has achieved storage savings by removing

posed as an alternative to the matrix representation (31). The *tion algorithm,* which implements a line-justification process list dictionary records only information corresponding to de- the primary goal of which is to justify all the values obtained

Diagnostic experiment trees (32,33,43) are powerful tools for from incorrect decisions or to generate all possible solutions. modeling the information corresponding to a diagnostic exper- However, no results are available from this work for circuits iment. Diagnostic experiment trees are *labeled trees;* hence of practical size. the dictionary storage problem can be reduced to a labeled- *The Pair-Analysis Approach (34).* In contrast to other techtree encoding problem. Two labeled trees that were used to niques, this work considers pairs of vectors rather than single represent the diagnostic experiment are shown in Figs. 16(b) vectors. This gives the method an additional capability to enand 16(c).

E)]. A diagnostic experiment tree in which each level repre- this paper is that by the use of this technique, all faults can sents the application of a test vector and in which each edge be diagnosed to their equivalence classes. This work is appli $e \in E(T_V)$ is associated with a list of outputs $O(e)$ that is the cable only to combinational circuits. set of *all* the primary outputs of the circuit is called a vector- *Sensitizing Input Pairs (45).* A technique that has some simibased diagnostic experiment tree. larity to the pair-analysis approach has been recently pro-

sents a (test vector, output) pair rather than a test vector, like other analysis techniques, it is still not possible to apply and in which each edge $e \in E(T_0)$ is associated with a single this technique to large circuits. primary output of the circuit is called an output-based diag- *Full-Scan Diagnosis Algorithms (35,36).* This work targets

and output-based diagnostic experiment trees corresponding ber of candidate faults based on the faulty responses and the to the full-fault dictionary shown in the matrix format in expected failures due to the fault. Fig. 16(a). *Modeled Fault Simulation (38,46,47).* A common dynamic di-

experiment tree is fully exploited to identify output sequences defects is to obtain expected output responses by the use of that may be eliminated to produce highly compact dictionar- modeled fault simulation. However, due to the excessive ies even while they retain high diagnostic resolution with re- fault-simulation costs, the time taken to perform the diagnospect to modeled faults. The compact storage structures devel- sis may be large for repeated diagnosis of large circuits. oped for storing the information identified to be useful provide *Path Tracing (PT) (40).* A strategy for dynamic diagnosis with compaction of up to 2 orders of magnitude (32). For full-fault- reduced diagnostic fault simulation time performs fault dropdictionary representation, it is shown that both of the labeled ping during diagnosis time with the help of critical path tractrees can be efficiently represented by disjointly storing the ing. Faults are dropped when it is decided that they are on label information and the underlying unlabeled tree. The vec- lines that do not influence any faulty output lines. tor-based tree is encoded by the use of a compact binary code, *Example Dynamic Diagnosis.* An example of a diagnosis decurrently known *list* and the *matrix* formats arise as special inputs, the trace continues from one of them. Node *B*, which ary representation (33). traced) in the candidate set of faulty nodes by the path–

Dynamic Diagnosis. Dynamic diagnosis techniques analyze *Expert Systems and Artificial Intelligence Techniques.* Ditime with the possible use of diagnostic fault simulation to utilize encoded empirical knowledge obtained from human exderive a set of failures that best explain the set of observed perts. These systems are not entirely deductive and bear responses. The approach does not require the storage of any precomputed information. We present a brief overview of dynamic diagnosis research with emphasis on work targeting large, practical circuits.

The Deduction Algorithm (42). This analysis processes the response obtained from the faulty unit to determine the possible stuck-at faults that can generate that response, based on deducing internal values in the unit under test (UUT). Any line for which both 0 and 1 values are deduced can be neither s-a-0 (stuck-at-0) nor s-a-1 (stuck-at-1) and is identified as fault-free. Faults are located on some of the lines that cannot **Figure 17.** Path trace from failing output.

List Dictionary (31). List-based dictionaries have been pro- be proved normal. Internal values are computed by the *deduc*tections. at the POs (primary outputs), given the tests applied at the *Tree-Based Fault-Dictionary Compaction and Representation.* PIs (primary inputs). Backtracking is used either to recover

Definition 1 [Vector-Based Diagnostic Experiment Tree $T_v(V, \cdot \cdot \cdot)$ *sitions on a limited number of inputs. The primary claim in*

Definition 2 [Output-Based Diagnostic Experiment Tree $T_0(V)$ *posed. This is the first work that successfully provided analy-
<i>E*). A diagnostic experiment tree in which each level repre-
sis-based solutions to nontrivia $\overline{\text{s}}$ is-based solutions to nontrivial sequential circuits. However,

nostic experiment tree. **full-scan designs.** The heart of this work lies in an efficient *Example.* Figures 16(b) and 16(c) show the vector-based vector parallel fault simulator that rapidly reduces the num-

The information embedded in the vector-based diagnostic agnosis strategy that has been used to diagnose large circuit

while the regular structure of the output-based tree is ex- cision arrived based on path tracing is shown in Fig. 17. The ploited to provide a spectrum of *eight* alternative representa- output of gate *e* fails. The path trace starts from this output tions for the full-fault dictionary. It is worth noting that the and proceeds to the inputs. Because gate *e* has two controlling cases in this framework. The results give some of the best is part of the bridging fault *A*@*B* (node A shorted with node currently known storage requirements for full-fault-diction- B), is included (along with other candidates on the paths trace procedure.

the output responses produced by the failed chip at diagnosis agnosis has been attempted in rule-based expert systems that

trast, some artificial intelligence researchers have proposed be assisted by a fast diagnostic fault simulator. Typically, ditechniques that are based on more detailed structural and agnostic fault-simulation techniques have focused on simulabehavioral models of the system being diagnosed. However, tion based on stuck-at faults and the developed measures are the most important problem with such techniques is that they also for the same models. Rapid techniques are available both target only small circuits and do not attempt to tackle the for combinational and sequential circuits, and we review the problems that arise with more elaborate designs. more general case of sequential circuits here.

ies and the large run times required for dynamic diagnosis $a \theta$, 1, or *X* on each primary output for each test vector input, have given rise to integrated foult-diagnosis techniques in where *X* is an unknown value whos have given rise to integrated fault-diagnosis techniques, in where *X* is an unknown value whose actual binary value de-
which the focus is an staring a limited amount of essential pends on the initial state of the machine which the focus is on storing a limited amount of essential pends on the initial state of the machine. If fault simulation information and utilizing this information effectively along indicates that a fault f_i produces information and utilizing this information effectively along indicates that a fault f_i produces an output of 0 and another with analysis or simulation at run time. We now provide an fault f_i produces an output of 1 on with analysis or simulation at run time. We now provide an overview of this research. $\qquad \qquad$ for the same input, then the faults f_i and f_j are said to be

(31,41). The first stage identifies a small group of candidate and another fault f_j produces an output of X , then it is possi-
faults, and then a small part of the full-fault dictionary is be that the faults f_i and faults and for only a few of the vectors that detect them. Or 0 is indistinguishable (with respect to the static cost normal particle of X). Hence, two-stage fault isolation avoids the static cost nor-
mally associated with full distinction and most of the computation *Diagnostic Measures*. Camurati et al. (50) proposed two dimally associated with full dictionaries and most of the compu-
tation time that is required in a pure dynamic technique agnostic measures. *Diagnostic resolution* (DR) is the fraction tation time that is required in a pure dynamic technique, agnostic measures. *Diagnostic resolution* (DR) is the fraction while still providing most of the resolution. The *limited* dic-
tionary used in the first stage of the two-stage process is a (DP) is the fraction of faults that are fully distinguished. A tionary used in the first stage of the two-stage process is a (DP) is the fraction of faults that are fully distinguished. A
very small dictionary that can be generated by limited fault. fault is fully distinguished if the very small dictionary that can be generated by limited fault fault is fully distinguished if the test set distinguishes it from
simulation. The diagnosis algorithm lists all candidate faults every other fault in the fault simulation. The diagnosis algorithm lists all candidate faults every other fault in the fault list. A third measure (51), which
that have been observed by comparing observed errors with gives a more complete picture, is to that have been observed by comparing observed errors with gives a more complete picture, is to identity sets of fault-
records in the limited dictionary. Then, in a second stage, a equivalence classes and report the number were provided for a variety of benchmark circuits and indus-
trial implementations. It was also shown that the loss of reso from unknown values occurring at the outputs of sequential cir-

diagnosis solves a crucial problem with traditional diagnostic sizes over all faults. It is assumed that all faults are equally
techniques based on storage (48). Typically, such techniques likely to occur.
store only prim tion corresponding to the internal nodes in the circuit, namely
the state nodes. The selective storage of state information has
been shown to improve the time for diagnostic fault simula-
tion significantly. Experimental

nostic experiment tree, specifically targeting a reduction in *List-Based Methods*. Ryan, Fuchs, and Pomeranz (30) men-
the fault simulation costs to be incurred at diagnosis time is tion that a more efficient way to repre

generation involves generating tests to distinguish between lists (52,53).

some resemblance to the fault-dictionary approach. In con- fault pairs. Efficient generation of diagnostic test vectors can

During fault simulation of a circuit starting from an un-Integrated Diagnosis. The prohibitive size of fault dictionar-
Integrated Diagnosis. The produce integration of the product of the product of the product of the large run times required for dynamic diagnosis a 0, 1, or X *Dynamic Dictionaries.* This approach involves two stages distinguished. However if a fault f_i produces an output of 0 or (41) . The first stage identifies a small group of candidate 1 and another fault f_i produces a

trial implementations. It was also shown that the loss of reso-
lution incurred was not significant.
State-Information-Based Diagnosis. State-Information-based pectation (30), is the average of indistinguishability class *State-Information-Based Diagnosis.* State-information-based *pectation* (30), is the average of indistinguishability class

were presented. $O(f^2)$ space, and the time complexity is $O(vof^2)$, where *v* is the were presented.
 Level-Information-Based Diagnosis. Precomputed informa-
 Level-Information-Based Diagnosis. Precomputed informa-
 in the circuit.
 List-Based Methods. Ryan, Fuchs, and Pomeranz (30) men-
 List-Ba

the fault simulation costs to be incurred at diagnosis time, is
tion that a more efficient way to represent faults that are in-
the key contribution of this work (49). Fault simulation costs
are modeled in terms of computa **Tools for Diagnosis: Diagnostic Fault Simulation and** equivalent to storing only those entries of the distinguishabil-
Test Generation in multi-ple lists.
ple lists.

Diagnostic Fault Simulation. Diagnostic fault simulation is The indistinguishability relationship between all pairs of useful for determining the diagnostic capability of a given test faults can be represented as an undirected graph, with the set and for generating fault dictionaries and diagnostic infor- faults as nodes and the indistinguishability relationships bemation specific to a given test set. Diagnostic capability is tween them as edges. Previous approaches essentially reprereported using various diagnostic measures. Diagnostic test sent this graph as an adjacency matrix (38) or as incidence

classes of faults. Each fault is present in only one of the tion (67,68). classes. This makes the representation more compact than those previously proposed (38,52,53). Although the worst-case **Unmodeled Fault Diagnosis** space complexity is still $O(f^2)$, experimental results demon-

is to find a test sequence such that the circuit produces a different response under one fault than it does under another. **Based on Modeled Faults.** A typical approach for diagnosing Such techniques have been primarily targeted towards stuck- unmodeled faults is to use the information available from the
at faults and for combinational circuits, although recent work modeled faults in a controlled manner at faults and for combinational circuits, although recent work modeled faults in a controlled manner to make conclusions
has made progress towards both unmodeled faults and se-
about the presence of unmodeled faults. Issue has made progress towards both unmodeled faults and se-

cuits is more acute than its combinational circuit counterpart range from dropping all faults whose response shows a definite
mainly because of multiple time frames that need to be han-
mismatch with the observed faulty re mainly because of multiple time frames that need to be han-
dled The problem is compounded by the *unknown* values in modeled fault diagnosis; fast) (31,35,36) to dropping few or no dled. The problem is compounded by the *unknown* values in modeled fault diagnosis; fast) (31,35,36) to dropping few or no
state elements: these unknown values may increase the num. faults with the use of scoring schemes t state elements; these unknown values may increase the num- faults with the use of scoring schemes to obtain a set of candi-
her of fault nairs that need to be evolucitly considered by a date faults (applicable to arbitrary ber of fault pairs that need to be explicitly considered by a

circuits has been developed based on both functional (e.g., research attention, and information corresponding to vectors BDD-based) and structural techniques (PODEM-based) showing failures and vectors showing no failures has been used
(50.54–57). DIATEST (56) is a combinational diagnostic test-
to obtain separate matching parameters (31,47,7 $(50,54-57)$. DIATEST (56) is a combinational diagnostic testgeneration program that was developed based on the conver- proach has been suggested to attain better diagnosis for unsion of a conventional test generator into a diagnostic test modeled faults. An intuitive explanation for the better accura-
generator Complete results (with no aborted fault pairs) were cies obtained using the separate ha generator. Complete results (with no aborted fault pairs) were cies obtained using the separate handling of the failing
provided on moderate-sized (on the largest standard public) (failures observed) and passing (good valu provided on moderate-sized (on the largest standard public (failures observed) and passing (good values observed) vectors benchmark circuits) combinational circuits. Since equivalence is given from the fact that obtaining separate parameters
identification, much like redundancy identification is a com-
makes it possible to explain observed fa identification, much like redundancy identification, is a com-
makes it possible to explain observed failures as opposed to
nutationally intensive operation in the DATPG process tech-
other matching schemes in which matchi putationally intensive operation in the DATPG process, tech-
niques to identify combinational equivalences $(57-61)$ have distinguished from the matching of a good value. niques to identify combinational equivalences $(57-61)$ have been proposed.

Sequential Circuits. Formal techniques have also been used **Bridging Fault Diagnosis.** A common failure mode in current for sequential circuit diagnostic test generation (62,63); how- complementary metal-oxide semiconductor (CMOS) technoloever, the drawbacks of these approaches are the assumption gies is that of *short circuits*. Thus, many failures can be modof a fault-free reset state and the inability to handle large eled as *bridging faults* and they have hence received extra circuits due to memory requirement problems. Simulation- attention. Techniques for diagnosing bridging faults have based diagnostic test generation algorithms for large sequen- been primarily targeted at combinational circuits because of tial circuits have also been presented (64), but there is a lack the large computational overheads associated with the simuof indistinguishability identification. Later, a powerful lation of bridging faults and the lack of a clear understanding method to modify a conventional sequential test generator of the complete effects of sequential bridging faults. Even for into a sequential diagnostic test generator has been proposed combinational circuits, only a limited set of realistic bridging (65). The method utilizes circuit netlist modification along faults that are extracted from the layout (73) are typically with a forced 0/1 or 1/0 (66) value at a primary input in the used because of the prohibitively large numbers of all possible modified circuit. **bridging faults, even for small circuits.** An additional compli-

indicating that a main burden of diagnostic test generation is produce an intermediate voltage value) may be interpreted in proving indistinguishability. Another difficulty in solving differently by logic gates downstream from the bridged lines this problem arises in sequential circuits because the terms due to variable input logic thresholds. This is known as the *distinguishable, indistinguishable, detectable,* and *undetect- Byzantine generals problem. able* take on different meanings with different test methodolo-
Several techniques have been proposed for bridging-fault gies [multiple observation time (69,70) or conventional, gate- diagnosis in combinational circuits. The most popular aplevel test generation with single observation time and three- proaches are ones that use stuck-at dictionaries to diagnose valued simulation (42)]. Methods to characterize these rela- bridging faults. The reason for this is that this avoids compu-

Later representations (39) avoided explicit storage of the tions and identify them implicitly (without explicitly making indistinguishability relationship between all pairs of faults, a call to the diagnostic engine for each relation) have simplibut represent the indistinguishability relationship between fied the computational task of diagnostic test-pattern genera-

space complexity is still $O(f^2)$, experimental results demon-
strated that the average memory usage is almost linear for
the benchmark circuits. The representation also reduces the
number of output response comparisons b

quential circuits.

The diagnostic test-generation problem for sequential cir-

The diagnostic test-generation problem for sequential cir-

kind of matching algorithm being used. These schemes can The diagnostic test-generation problem for sequential cir- kind of matching algorithm being used. These schemes can
its is more acute than its combinational circuit counternart range from dropping all faults whose response diagnostic test generator.

Combinational Circuits Work on DATPG for combinational tions of matching schemes and fault models have also received *Combinational Circuits.* Work on DATPG for combinational tions of matching schemes and fault models have also received
cuits has been developed based on both functional (e.g., research attention, and information correspon

Indistinguishability. There is also evidence (62,63,65,67,68) cating factor for these faults is that a short circuit (that may

McClusky, and Acken (74) presented an approach to diagnose on recursive learning, *Process* at al. *(16) (ICCAD '93)*, 1993. *(ICCAD '93),* 1993.
and Lavo Larrabee, and Chess (72) improved on this tech. 16, J. Jain, R. Mukherjee, and M. Fujita, Advanced verification techand Lavo, Larrabee, and Chess (72) improved on this tech- 16. J. Jain, R. Mukherjee, and M. Fujita, Advanced verification tech-
nique These techniques enumerate bridging faults and are niques based on learning, Proc. ACM/I niques constrained to use a reduced set of bridging faults and are here the proc. ACM/IEEE Des. Autom. Conf.,
hence constrained to use a reduced set of bridging faults ex-
tracted from the layout Furthermore, they need to tracted from the layout. Furthermore, they need to either ^{17.} A. Kuenimann and F. Kronm, Equivalence checking using cuts
store a stuck-at fault dictionary or perform stuck-at fault sim-
and heaps, *Proc.* 34th ACM/IEEE D ulation. Chakravarty and Liu (75) proposed a technique based

on I_{ddq} (quiescent current) using only good circuit simulation.

Chakravarty and Gong (76) described a voltage-based algo-

rithm that used the wired-AND (w strongly driven than the other. A deductive technique for
combinational circuits that does not explicitly simulate faults
has been proposed. However, this technique is not complete
because it only reduces the candidate set

- *mal Methods Syst. Des.,* **1** (2/3): 151-238, October, 1992.
- *CAD '90),* 1990, pp. 130–133. 2. S. B. Aker, Binary decision diagrams, *IEEE Trans. Comput.,* **C-27**: 509–516, 1978. 25. R. E. Tulloss, Size optimization of fault dictionaries, *Proc. Int.*
- *Test Conf., 1978,* pp. 264–265. 3. R. E. Bryant, Graph-based algorithms for boolean function manipulation, *IEEE Trans. Comput.,* **C-35**: 667–691, 1986. 26. R. E. Tulloss, Fault dictionary compression: Recognizing when
-
- 5. S. J. Friedman and K. J. Spowit, Finding the optimal variable ordering for binary decision diagrams, *Proc. 24th ACM/IEEE* 28. V. Ratford and P. Keating, Integrating guided probe and fault
- 6. M. Fujita, H. Fujisawa, and N. Kawato, Evaluation and imple-
mentation of boolean comparison method based on binary deci-
29. I. Pomeranz and S. M. Reddy, On the generation of small dictionsion diagrams, *Proc. IEEE Int. Conf. Comput.-Aided Des.* (*ICCAD '88),* 1988, pp. 6–9. *(ICCAD '92),* 1992, pp. 272–279.
- *Int. Conf. Comput.-Aided Des. (ICCAD '91)*, 1991, pp. 472-745.
- 8. T. Kakuda, M. Fujita, and Y. Matsunaga, On variable ordering pp. 508-511.
- 9. S. Malik et al., Logic verification using binary decision diagrams Illinois, 1994. in a logic synthesis environment, *Proc. IEEE Int. Conf. Comput.-* 32. V. Boppana and W. K. Fuchs, Fault dictionary compaction by out-
- 10. S. Minato, Minimum-width method of variable ordering for bi- (ICCAD '94), 1994, pp. 576–579.
nary decision diagrams, *IEICE Jpn. Trans. Fundam.*, **E75-A** (3): 33. V. Boppana, I. Hartanto, and W
- 11. R. Rudell, Dynamic variable ordering for ordered binary decision 1996, pp. 174–179. diagrams, *Proc. IEEE Int. Conf. Comput.-Aided Des. (ICCAD* 34. H. Cox and J. Rajski, A method of fault analysis for test genera-
- 12. K. S. Brace, R. L. Rudell, and R. E. Bryant, Efficient implementa- 813–833, 1988. tion of a bdd package, *Proc. 27th ACM/IEEE Des. Autom. Conf.,* 35. J. A. Waicukauski et al., Fault simulation for structured VLSI, 1990, pp. 40–45. *VLSI Syst. Des.,* **6** (12): 20–32, 1985.
- formal comparison between expected and extracted behavior, tured VLSI, *IEEE Des. Test Comput.,* **6(4):** 49–60, 1989.
- *Int. Conf. Comput.-Aided Des. (ICCAD '93),* 1993.
- tationally intensive bridging-fault simulation. Millman, 15. W. Kunz, Hannibal: An efficient tools for logic verification based
McClusky and Acken (74) presented an approach to diagnose on recursive learning, Proc. IEEE In
	-
	-
	-
	-
	-
	-
	- 22. J. R. Burch et al., Symbolic model checking: 10^{20} states and beyond, *Proc. 5th Annu. IEEE Symp. Logic Comput. Sci.,* 1991.
- **BIBLIOGRAPHY** 23. R. P. Kurshan, Automata-theoretic verification of coordinating processes, *Lect. Notes Comput. Sci.,* **430**: 414–453, 1990.
- 1. A. Gupta, Formal hardware verification methods: A survey, *For-* 24. H. Touati et al., Implicit state enumeration of finite state ma-
	-
- 4. S. Minato, N. Ishiura, and S. Yajima, Shared binary decision dia-
gram with attributed edges for efficient boolean function manipu-
detection, *Proc. Int. Test Conf.*, 1980, pp. 368–370.
	- lation, *Proc. 27th ACM/IEEE Des. Autom. Conf.,* 1990, pp. 52–57. 27. J. Richman and K. R. Bowden, The modern fault dictionary, *Proc.*
	- *Des. Autom. Conf.,* 1987, pp. 348–356. dictionary: An enhanced diagnostic approach, *Proc. Int. Test*
	- mentation of boolean comparison method based on binary deci-
sion diagrams. Proc. IEEE Int. Conf. Comput.-Aided Des. (ICCAD aries for fault location, Proc. IEEE Int. Conf. Comput.-Aided Des.
- 7. N. Ishiura, H. Sawada, and S. Yajima, Minimization of binary 30. P. G. Ryan, W. K. Fuchs, and I. Pomeranz, Fault dictionary comdecision diagrams based on exchanges of variables, *Proc. IEEE* pression and equivalence class computation for sequential cir-
Int. Conf. Comput.-Aided Des. (ICCAD '91), 1991, pp. 472–745, cuits. *Proc. IEEE Int. Conf. C*
	- of binary decision diagrams for the application of multi-level logic 31. P. G. Ryan, *Compressed and Dynamic Fault Dictionaries for Fault* synthesis, *Proc. Eur. Des. Autom. Conf. (EDAC '91)* , 1991, pp. *Isolation,* Tech. Rep. UILU-ENG-94-2234, Center for Reliable 50–54. and High-Performance, Urbana-Champaign: Computing, Univ. of
	- *Aided Des. (ICCAD '88),* 1988, pp. 6–9. put sequence removal, *Proc. IEEE Int. Conf. Comput.-Aided Des.*
	- 33. V. Boppana, I. Hartanto, and W. K. Fuchs, Full fault dictionary March, 1992. storage based on labeled tree encoding, *Proc. VLSI Test Symp.,*
	- *'93),* 1993. tion and fault diagnosis, *IEEE Trans. Comput.-Aided Des.,* **7**:
		-
- 13. J. C. Madre and J. P. Billon, Proving circuit correctness using 36. J. A. Waicukauski and E. Lindbloom, Failure diagnosis of struc-
- *Proc. 25th ACM/IEEE Des. Autom. Conf.,* 1988, pp. 205–210. 37. M. Abramovici and M. A. Breuer, Fault diagnosis based on effect-14. D. Brand, Verification of large synthesized designs, *Proc. IEEE* cause analysis, *Proc. 24th ACM/IEEE Des. Autom. Conf.,* 1987,
- 178–186. *Appl.,* **4**: 11–17, 1993.
- 39. S. Venkataraman et al., Rapid diagnostic fault simulation at 63. K. E. Kubiak, *Symbolic Techniques for VLSI Test and Diagnosis,*
- 40. S. Venkataraman, I. Hartanto, and W. K. Fuchs, Dynamic diag- nois, 1994. nosis of sequential circuits based on stuck-at faults, *Proc. VLSI* 64. G. Cabodi et al., GARDA: A diagnostic ATPG for large synchro-
- 41. P. Ryan, S. Rawat, and W. K. Fuchs, Two-stage fault location, 267–271. *Proc. Int. Test Conf.*, 1991, pp. 963–968. 65. I. Hartanto et al., Diagnostic test pattern generation for sequen-
- 42. M. Abramovici, M. A. Breuer, and A. D. Friedman, *Digital System* tial circuits, *Proc. VLSI Test Symp.,* 1997, pp. 196–202. *Testing and Testable Design,* New York: Computer Science 66. J. P. Roth, W. G. Bouricius, and P. R. Schneider, Programmed
- McGraw-Hill, 1978.
-
- *Conf. VLSI Des.,* 1997, pp. 376–380. 45. N. Yanagida, H. Takahashi, and Y. Takamatsu, Multiple fault *Proc. Int. Symp. Fault Tolerant Comput.,* 1996, pp. 86-95.
-
- 47. R. C. Aitken and P. C. Maxwell, Better models or better algorithms? Techniques to improve fault diagnosis, *Hewlett-Packard* 70. I. Pomeranz and S. M. Reddy, Classification of faults in synchro-
- 48. V. Boppana, I. Hartanto, and W. K. Fuchs, Fault diagnosis using 1993. state information, *Proc. Int. Symp. Fault Tolerant Comput.,* 1996, 71. R. C. Aitken, Finding defects with fault models, *Proc. Int. Test* pp. 96–103. *Conf.,* 1995, pp. 498–505.
- 49. V. Boppana and W K. Fuchs, Integrated fault diagnosis targeting 72. D. B. Lavo, T. Larrabee, and B. Chess, Beyond the byzantine *CAD '96),* 1996, pp. 267–271. *Int. Test Conf.,* 1996, pp. 611–619.
-
- 51. K. Kubiak et al., Exact evaluation of diagnostic test resolution, 92–98. *Proc. 29th ACM/IEEE Des. Autom. Conf.,* 1992, pp. 347–352. 74. S. D. Millman, E. J. McCluskey, and J. M. Acken, Diagnosing
- fault simulation for sequential circuits, *Proc. IEEE Int. Conf. Test. Conf.,* 1990, pp. 860–870.
- chronous sequential circuits, *IEEE Trans. Comput.-Aided Des., IEEE Des. Autom. Conf.,* 1992, pp. 353–356.
- *Proc. Eur. Des. Autom. Conf., (ECAD'90),* 1990, pp. 470–474. *ACM/IEEE Des. Autom. Conf.,* 1993, pp. 520–524.
- 55. J. Savir and J. P. Roth, Testing for, and distinguishing between failures, *Proc. Int. Symp. Fault Tolerant Comput.,* 1982, pp. MASAHIRO FUJITA 165–172. VAMSI BOPPANA
- 56. T. Grüning, U. Mahlstedt, and H. Koopmeiners, DIATEST: A fast Fujitsu Labs of America diagnostic test pattern generator for combinational circuits, *Proc. IEEE Int. Conf. Comput.-Aided Des. (ICCAD'91),* 1991, pp. 194–197.
- equivalence identification using redundancy information & structural analysis, *Proc. Int. Test Conf.*, 1996, pp. 294–302. **DETECTION THEORY.** See CORRELATION THEORY.
58. E. J. McCluskey and F. W. Clegg, Fault equivalence in combina- **DETECTORS.** See DEMODILATION PHOTODETECTORS.
- E. J. McCluskey and F. W. Clegg, Fault equivalence in combina-
tional logic networks, *IEEE Trans. Comput.*, **C-20**: 1286–1293,
TIM WELL
-
- $60.$ B. K. Roy, Diagnosis and fault equivalences in combinational cir-
- 61. A. Lioy, Advanced fault collapsing, IEEE Des. Test Comput., 9 (1): SPECTROMETERS. 64–71, 1992. **DETECTORS, THERMOPILE.** See THERMOPILE
- 38. E. M. Rudnick, W. K. Fuchs, and J. H. Patel, Diagnostic fault 62. G. Cabodi et al., An approach to sequential circuit diagnosis simulation of sequential circuits, *Proc. Int. Test Conf.,* 1992, pp. based on formal verification techniques, *J. Electron. Test.: Theory*
	- stuck-at faults in sequential circuits using compact lists, *Proc.* Tech. Rep. UILU-ENG-94-2207, Urbana-Champaign: Center for *32nd ACM/IEEE Des. Autom. Conf.,* 1995, pp. 133–138. Reliable and High-Performance Computing, University of Illi-
	- *Test Symp.,* 1996, pp. 198–203. nous sequential circuits, *Proc. Eur. Des. Test Conf.,* 1995, pp.
		-
- Press, 1990. **algorithms** to compute tests to detect and distinguish between 43. Z. Kohavi, *Switching and Finite Automata Theory,* New York: failures in logic circuits, *IEEE Trans. Electron. Comput.,* **EC-16**:
- 44. F. C. Hennie, *Finite-State Models for Logical Machines,* New York: 67. V. Boppana, I. Hartanto, and W. K. Fuchs, Characterization and Wiley, 1968.

N Vonegide H Tekeheshi and V Tekemeten Multiple fault *Conf. VLSI Des.*, 1997, pp. 376–380.
- diagnosis in sequential circuits using sensitizing sequence pairs, 68. V. Boppana, *State information-based solutions for sequential cir-*
Proc. Int. Symp. Fault Tolerant Comput., 1996. pp. 86–95. euit diagnosis and testin 46. B. Chess et al., Diagnosing of realistic bridging faults with stuck-
at information, Proc. IEEE Int. Conf. Comput.-Aided Des. (ICCAD Urbana-Champaign, 1997.
	- *'95),* 1995, pp. 185–192. 69. I. Pomeranz and S. M. Reddy, The multiple observation time test
	- *J.,* February, **46** (1): 110–116, 1995. nous sequential circuits, *IEEE Trans. Comput.,* **42**: 1066–1077,
		-
	- reduced simulation, *Proc. IEEE Int. Conf. Comput.-Aided Des. (IC-* generals: Unexpected behavior and bridging fault diagnosis, *Proc.*
- 50. P. Camurati et al., A diagnostic test pattern generation algo- 73. A. Jee and F. J. Ferguson, Carafe: An inductive fault analysis rithm, *Proc. Int. Test Conf.,* 1990, pp. 52–58. tool for CMOS VLSI circuits, *Proc. VLSI Test Symp.,* 1993, pp.
- 52. J. M. Jou and S.-C. Chen, A fast and memory-efficient diagnostic CMOS bridging faults with stuck-at fault dictionaries, *Proc. Int.*
- *Comput.-Aided Des. (ICCAD'94),* 1994, pp. 723–726. 75. S. Chakravarty and M. Liu, Algorithms for current monitoring 53. S.-C. Chen and J. M. Jou, Diagnostic fault simulation for syn- based diagnosis of bridging and leakage faults, *Proc. 29th ACM/*
- **16**: 299–308, 1997. 76. S. Chakravarty and Y. Gong, An algorithm for diagnosing two-54. P. Camurati et al., Diagnostic oriented test pattern generation, line bridging faults in CMOS combinational circuits, *Proc. 30th*

57. I. Hartanto, V. Boppana, and W. K. Fuchs, Diagnostic fault **DETECTION ALGORITHM, RADAR.** See RADAR TAR-

equivalence identification using redundancy information & struc- GET RECOGNITION.

-
- tional logic networks, IEEE Trans. Comput., C-20: 1286–1293,
1971.
59. A. Goundan and J. P. Hayes, Identification of equivalent faults
in logic networks, IEEE Trans. Comput., C-29: 978–985, 1980.
TECTORS, MICROWAVE. See MI
	- cuits, *IEEE Trans. Comput.,* **C-23**: 955–963, 1974. **DETECTORS, SUBATOMIC-PARTICLE.** See PARTICLE
		-

234 DIAGNOSIS OF SEMICONDUCTOR PROCESSES

- **DETECTORS, ULTRAVIOLET.** See ULTRAVIOLET DE-TECTORS.
- **DEVICE AND PROCESS MODELING.** See MONTE CARLO ANALYSIS.
- **DEVICE MODELS.** See NONLINEAR NETWORK ELEMENTS.
- **DEVICES, DIAMOND.** See DIAMOND BASED SEMICONDUCT-ING DEVICES.
- **DEVICES, FIBER-OPTIC.** See FIBEROPTIC SENSORS.
- **DEVICES, ORGANIC.** See ORGANIC SEMICONDUCTOR DE-VICES.
- **DEVICES SUPERCONDUCTING.** See SUPERCONDUCT-ING ELECTRONICS.
- **DEVICES, SURFACE MOUNT.** See SURFACE MOUNT TECHNOLOGY.
- **DIAGNOSIS.** See FAULT DIAGNOSIS.
- **DIAGNOSIS FAULT LOCATION.** See DESIGN VERIFICA-
	- TION AND FAULT DIAGNOSIS IN MANUFACTURING.