In digital video signal processing, an incoming data stream representing some form of video signal is continuously processed into an outgoing data stream representing some other form of video signal or some information derived from the incoming video signal. Intermediate processing between input and output generally comprises a limited set of tasks being executed repetitively on the streaming data in a periodic manner. Video signal processing tasks may involve operating both on individual data samples as well as on compound data samples interpreted as symbolic or object information. Typical applications in the rapidly growing field of video signal processing include digital TV broadcasting, visual communication, surveillance systems, object recognition and tracking, and many others.

In general, video signal processing applications are characterized by very high computational demands, resulting from complex sequences of operations to be performed on large

Table 1. Comparison of Source Data Rates for Various Signal Processing Applications (fps = frames per second)

Data Type	Parameters	Source Data Rate	Application
Speech	8 kHz, 8 bit	64 kbit/s	ISDN
Audio	44.1 kHz, 16 bit stereo	1.5 Mbit/s	CD -ROM
Video	352×240 pixel, 8 bit, 15 fps	30.4 Mbit/s	Video conferencing
	1280×720 pixel, 8 bit, 60 fps	1.3 Gbit/s	HDTV

source data rates of various signal processing applications. feature of most video processing algorithms is their ample po-
When assuming that the computation rate is roughly propor-
tential for parallalization on various When assuming that the computation rate is roughly propor- tential for parallelization on various levels. In general, paral-
tional to the source data rate, video applications yield orders lelization opportunities can be c of magnitude higher processing requirements than other sig- instruction parallelism, and task parallelism: nal processing applications. In order to meet human visual perception characteristics, real-time processing is frequently • Data parallelism denotes the identical processing of mulmandatory, which means processing speed has to keep pace tiple data entities at the same time. For example, operawith the display rate. Therefore, maintaining a high data tions that have to be performed on each pixel of an image throughput is of great importance. With increasing sophisti-
in an equal manner could be executed simultan cation of applications, the number of operations per data sam- all data entities, provided that sufficient hardware reple also rises. These factors together are responsible for the sources are available. extreme performance requirements in video processing. A • Instruction-level parallelism comprises the concurrent
prominent example to illustrate the high computational de-
execution of multiple distinct instructions of a t prominent example to illustrate the high computational de-
mands of video signal processing applications is given by cur-
example is given by performing a multiplication a shift mands of video signal processing applications is given by cur-

example is given by performing a multiplication, a shift

rent video compression algorithms that may involve up to sev-

concretion, and a data access in para rent video compression algorithms that may involve up to sev-
eral billions of arithmetic operations per second, depending
specific seconding functional units are available simultaneously on image format and frame display rate.
For practical applications of video signal processing, and can operate independently.

For practical applications of video signal processing, and the independent execution of other issue frequently becomes important: the commercial success of new video services and applications fundamentally depends on the a cost implementations featuring low power consumption while By exploiting the parallelization potential of video signal pro-
providing the required high performance capacity. Examples essing algorithms on multiple levels pe digital TV or mobile phones for video communication, both real-time processing demands.
targeting mass-market consumer applications with consider-
Besides their parallelization targeting mass-market consumer applications with consider-
able economic potential. On the other hand, an increasing di-
processing algorithms exhibit more features that can be exable economic potential. On the other hand, an increasing di-
versification of video signal processing applications and the ploited by architectural adaptation in order to achieve higher versification of video signal processing applications and the ploited by architectural adaptation in order to achieve higher
computation efficiency. One of these features is the frequent growing demand for joint processing of various data types— computation efficiency. One of these features is the frequent
for example, in the field of multimedia—require integrated operation on small integer data operands r

due to insufficient performance and/or high implementation allowing several small data operands to be processed in a cost. Therefore, digital video signal processors have emerged wide data path in parallel, processing efficiency can be enas new processing devices that are particularly well adapted hanced considerably. Another feature to be observed, particuto the characteristics and demands of video signal processing larly in the most computation-intensive parts of video proalgorithms. The required high performance levels are at- cessing algorithms, is the limited variety of encountered tained with architectures providing a high concurrency of op- operations. By restricting the choice of function units to a erations. Cost-effective very large scale integration (VLSI) im- small number of highly optimized modules, a higher efficiency plementation, on the other hand, is achieved by careful in terms of silicon area can be obtained for video signal proanalysis of target algorithms followed by architectural adap- cessors, and a higher performance can be achieved. tation to their characteristics in order to avoid unnecessary In general, complex video processing algorithms are comhardware overhead. The combination of these design strate- posed of various subtasks with different parallelization poten-

gies results in superior solutions for various video signal processing applications.

GENERAL DESIGN APPROACHES FOR VIDEO SIGNAL PROCESSORS

In this section, special characteristics of video signal processing algorithms are identified, and basic architectural alternatives for video signal processors are derived with consideration of these special algorithm characteristics.

Algorithm Characteristics in Video Signal Processing

Architecture design for video signal processors is fundamentally driven by the specific demands and characteristics of data volumes at high sampling rates. Table 1 compares typical video signal processing algorithms. An outstanding source data rates of various signal processing applications. feature of most video processing algorithms is t telization opportunities can be classified into data parallelism,

- in an equal manner could be executed simultaneously for
- sponding functional units are available simultaneously
-

providing the required high performance capacity. Examples cessing algorithms on multiple levels, performance and
of emerging devices with these demands are set-top boxes for throughout capabilities of video signal process throughput capabilities of video signal processors can meet

for example, in the field of multimedia—require integrated operation on small integer data operands representing pixel values, which leads to poor utilization of the wide data paths The specific requirements of video signal processing appli- typically found in conventional processors. By incorporating cations cannot be met by conventional processor architectures multiple data paths adjusted to the sma multiple data paths adjusted to the small word length, or by

geneous nature. The incorporated subtasks can roughly be tectures, on the other hand, provide the flexibility to execute classified into low-level and high-level type. Low-level tasks different algorithms on the same device by software modifiare characterized by data-independent, highly deterministic cations. Furthermore, they are able to execute program code control flow but involve individual processing for all data involving highly data-dependent control flow. However, prosamples and are, therefore, very computation-intensive. High- grammable architectures incur higher hardware cost for conlevel tasks, on the other hand, operate on a lower number of trol functions and program storage, and their higher flexibilsymbols or objects and require much less computational ity typically leads to lower utilization of hardware resources. power. However, their control flow strongly depends on inter- The decision between dedicated and programmable architecmediate computation results and cannot therefore be pre- tures finally depends on the degree of flexibility required, on dicted in advance. As a consequence, the diverse computa- the predictability of the operation flow, and on the envisioned tional characteristics of video processing subtasks make production volumes of an application. largely different demands on corresponding hardware A mixture of both dedicated and programmable modules modules. within one device is possible. Such an approach makes sense

hybrid video coding scheme underlying several recent video signal processing algorithms. Following the description of compression standards [e.g., ISO MPEG-1 (1), ISO MPEG-2 low-level and high-level tasks given in the preceding, low- (2), ITU H.261 (3), ITU H.263 (4)] is considered. Figure 1 level tasks would preferably be implemented on dedicated gives an overview of the encoder. The complete scheme com- modules, whereas high-level tasks appear to be executed prises the tasks of discrete cosine transform (DCT), inverse more efficiently on programmable modules. Such a partidiscrete cosine transform (IDCT), motion estimation (ME), tioning leads to a typical coprocessor architecture. Adequate motion compensation (MC), variable length coding (VLC), design examples of coprocessor architectures reported in the variable length decoding (VLD), quantization (Q), inverse literature are presented in a later section. quantization (IQ), as well as some coder control. Of these sub- The opportunities for parallel processing in video algotasks, DCT, IDCT, ME, and MC can be classified as pure low- rithms can be exploited by both dedicated and programmable level tasks; they operate on individual data samples and ac- architectures. In the design of dedicated architectures, formal count for up to 90% of the computational demands for hybrid methods exist (5) for the mapping of regular algorithms to video coding. The other subtasks—VLC, VLD, Q, IQ, and corresponding architectures that enable a tradeoff between coder control—are less computationally intensive and show processing speed and hardware effort by supporting different more high-level characteristics in varying degrees. These degrees of parallelism. The number of parallel computation tasks together make up about 10% of the computational re- units has to be matched to the real-time processing demands. quirements but are more dependent on the actual video data A higher degree of parallelism is generally not desired as it that has to be processed. Architectural solutions for some hy- would increase hardware cost without enhancing the targeted brid video coding subtasks will be presented in a later section. application. The automated design flow based on the formal

tial and computation characteristics, thus exhibiting a hetero- at comparably low hardware expense. Programmable archi-

As an example for a complex, heterogeneous algorithm, the when considering the heterogeneous nature of complex video

mapping process yields short design times for dedicated archi-**Basic Architectural Alternatives** tectures tectures of regular structures.

For efficient video signal processor design, the forementioned
algorithm characteristics have to be carefully considered. De-
algorithm characteristics have to be carefully considered. De-
proaches exist for video signal time and cost requirements. The productivity of code development can be enhanced significantly by the availability of highlevel language compilers; however, highest code efficiency and best resource utilization is only achieved by low-level assembly language programming. With the growing complexity of applications, efficient high-level language support becomes increasingly important.

Besides utilization of parallel processing principles, a concurrency of operations can also be achieved by the introduction of pipelining (6). In a pipelined architecture, numerous function units are arranged in a cascade, each performing a single step of a complete operation. The input data are passed Figure 1. Overview of the hybrid coding scheme. The encoder com- through the different stages of the cascade until they are prises the subtasks ME, MC, DCT, Q, IDCT, IQ, VLC, and some coder readily processed. Between the pipeline stages, intermediate control. The decoder operation is incorporated in the encoder. memories (registers) are required to store the partial results.

(micro-pipelining) up to task level (macropipelining). Al- hardware resources and spend too many clock cycles for conprocessing an individual data item cannot be decreased by consequence, they cannot reach the required high perforcan be achieved as processing of consecutive data items can video applications as they incorporate various hardware units be started at the short interval of a single pipeline stage. As that are not utilized in video signal processing. the throughput rate is an important performance criterion in The architectural approaches for programmable video sig-

signal processors, architectural measures for dedicated and dedicated hardware modules, resulting in higher efficiency for following sections, and an overview of existing design exam- both directions is frequently employed. In addition to these ples is given later. approaches, pipelining is generally introduced in programma-

Programmable architectures provide the flexibility to allow **Parallelization Strategies** various algorithms to be executed on the same hardware. Different functionality can be achieved by software modifications
ferent functionality can be achieved by software modifications
without the need for hardware changes

which would be difficult to achieve with standard devices of
fixed functionality. The deviation from standardized proce-
dures in applications is useful, for example, to restrict the
accessibility of specific data and serv importance for services incorporating digital video signal processing.

A further important point for programmability arises from the growing complexity and decreasing predictability of emerging video signal processing algorithms. Dedicated architectures are not applicable to algorithms with highly contentdependent operation flow; only programmable processors provide the flexibility to deal with arbitrary conditional execution encountered in new applications in large scale. Therefore, emerging applications in video signal processing will increasingly become the domain of programmable processors.

Flexibility and programmability are features already offered by conventional general-purpose microprocessors as found in workstations, PCs, or embedded applications. Continuing progress in VLSI technology leads to an ever-increasing computational power of these devices. Nevertheless, general-purpose processors fail to perform video signal processing tasks efficiently as they do not exploit the special characteris-
tics of video algorithms. Generally, conventional processors ler provides a single instruction stream to all parallel data paths.

Pipeline implementations can range from suboperation level in video processing suffer from poor utilization of available though the actual computation time (latency) required for ceptually simple, but frequently recurring operations. As a pipelining, a significant improvement in the throughput rate mance levels, and they are, moreover, too expensive for most

real-time video processing, pipelining is widely employed in nal processors to overcome the limitations and drawbacks of both dedicated and programmable video signal processors. conventional processors in video signal processing can be clas-The combination of pipelining and parallel processing within sified into two main strategies: (1) parallelization on data, inan architecture design offers the opportunity to achieve high- struction, or task level yielding a massive increase of availest performance and throughput levels. able processing power; and (2) adaptation to special algorithm After this general introduction into design issues of video characteristics by implementing specialized instructions and programmable processors are surveyed in more detail in the a limited application field. In existing designs, a mixture of ble video signal processors to increase clock frequency and data throughput. A number of architectural measures for pro-**ARCHITECTURAL MEASURES FOR PROGRAMMABLE** grammable processors based on the two principles of paral-**VIDEO SIGNAL PROCESSORS** lelization and adaptation are examined in the following.

Harly, in rapidly evolving areas, such as video compression,

Maximum Fig. 2, SIMD processors are characterized by a

numerous examples for late extensions of existing standards

number of identical data paths that execute

ler provides a single instruction stream to all parallel data paths.

Split-ALU. Based on a principle similar to SIMD, the split-ALU concept also targets data parallelism in video signal processing algorithms. This concept, also referred to as subword parallelism, involves processing of multiple lower-precision data items in parallel on a single wide ALU (8). On a 64-bit ALU, for example, eight 8-bit data items can be processed in parallel by executing a single instruction. As a prerequisite, minor hardware extensions are necessary to prevent carry signals arising during arithmetic operations from being propagated across the boundaries of separate data items. Figure 3 shows a possible split-ALU implementation. As for SIMD **Figure 4.** The VLIW architecture. Multiple function units are tararchitectures, the benefit of a split-ALU is highest only for geted by separate operation slots in a single very long instruction low-level algorithms comprising identical operations to be word. A multiported register file is required to provide simultaneous performed on large data volumes. Moreover, the obtainable access for all function units. data parallelism depends on the precision required for an operation: in case of higher wordlength demands, the degree of utilizable parallelism decreases. Fortunately, most computa- mapping via operation slots defined in the VLIW. Figure 4 tion-intensive low-level video signal processing algorithms in- illustrates the basic structure of a VLIW architecture (9). volve operating on low-precision (8-bit) video data; therefore, In contrast to superscalar execution, which is another way subword parallelism can effectively be employed to speed up of exploiting instruction-level parallelism frequently emthese program parts. By providing several split-ALU instruc- ployed in high-end general-purpose microprocessors, VLIW tions for different data formats, the achievable data parallel- architectures have to rely on static instruction scheduling at ism can scale with the precision demands of algorithms and compile time to assemble the long instruction words. As an operations. advantage, no additional hardware units for dynamic code re-

include addition, multiplication, or compare. As a drawback, from hardware to the compiler. split-ALU instructions are generally not supported by high- Performance gains of VLIW architectures depend strongly

tion-level parallelism is represented by the very long instruc- aim at increasing the pool of instructions to be scheduled into tion word (VLIW) architecture concept. In a single long in- the long instruction words. With a powerful compiler, a destruction word, several operations are specified to be executed gree of parallelism even higher than in superscalar architecconcurrently. Multiple function units have to be implemented tures may be achieved due to larger code units that can be to enable concurrent execution. The assignment of individual inspected at a time. On the other hand, VLIW architectures

combined to a 32-bit ALU by propagating the carry signal or operate independently by blocking the carry signal. is the major advantage of MIMD architectures, equally en-

The small incremental hardware cost for a split-ALU— ordering at run time—for example, reservation stations or reprovided a wide ALU is already available—makes this con- order buffers as in superscalar architectures—are required. cept well-suited for the extension of existing general-purpose Therefore, more silicon area is available for multiple function processors with respect to video signal processing. Likewise, units, enabling a wider variety of operations to be implea split-ALU may be preferable for pure video signal pro- mented and a higher degree of parallelism to be achieved. cessors where the availability of a wide ALU can be appreci- However, effective hardware utilization and actually achieved ated for the execution of program parts with higher precision parallelism depend fundamentally on the compiler technology demands. Typical operations to be performed in a split-ALU available. In essence, VLIW architectures shift complexity

level language compilers due to the lack of adequate language on the degree of exploitable instruction-level parallelism inconstructs to express the desired operations. herent in the target algorithm. In order to enhance parallelization opportunities, sophisticated compiler techniques, such **Very Long Instruction Word.** An approach aiming at instruc- as loop unrolling or guarded execution, may be applied that operations to function units is generally achieved by static are not well-suited for program flow involving frequent run time dependencies that would benefit from efficient branch predictions schemes, which thus remains the domain of architectures with dynamic scheduling.

Multiple Instruction Streams, Multiple Data Streams. For exploitation of both task level as well as data level parallelism, multiple instruction streams, multiple data streams (MIMD) architectures (7) are a possible solution. In contrast to SIMD processors, each data path of an MIMD architecture features a private control unit, as indicated in Fig. 5. Thus, each data path can execute an individual program, hence enabling the $2 \times 16 / 1 \times 32$ bit Result exploitation of task level parallelism. Likewise, several data **Figure 3.** Split-ALU implementation. Two 16-bit ALUs can either be paths can execute the same operation sequences as well, thus combined to a 32-bit ALU by propagating the carry signal or operate allowing exploitation of

path features a private control unit providing an individual instruction stream.

Other difficulties with MIMD processors include poor pro-

grammability and lack of synchronization support. Typically,

high-level language compilers do not offer support for paral-

lelization. Therefore, separate progra

tions for frequently recurring operations of higher complexity. to a highly unbalanced resource utilization. An example is given in Fig. 6 by the multiply-accumulate op-
eration with subsequent saturation that would require a high Memory System Design number of conventional instructions to be executed. This op-
eration is frequently used in many video signal processing ap-
essing performance of programmable architectures by paralplications. Thus, the introduction of a specialized instruction

Operation: $r2 = sat(r2 + sat(\text{#imm} \times r1))$

Figure 6. Specialized instruction for multiply-accumulate with saturation. A longer sequence of standard instructions is replaced by a **Figure 7.** Coprocessor architecture. The efficiency of a dedicated is eliminated. The RISC core performs global control functions.

for this operation sequence reduces the instruction count significantly and results in faster program execution. The benefit of specialized instructions rises with the frequency of their use. Therefore, specialized instructions are not useful in general-purpose processors but offer a great benefit in video signal processors, which have frequent encounters with a limited number of special operational sequences.

The introduction of specialized instructions generally requires the implementation of additional function units, for example, multiply-adder. However, the design complexity of these additional units can usually be kept at modest levels due to high specialization and optimization. The decision **Figure 5.** The MIMD multiprocessor architecture. Each parallel data about which instructions should be implemented finally has path features a private control unit providing an individual instructions to depend on the pro

Coprocessor. Both parallelization and adaptation principles are utilized in coprocessor architectures. Typically, a abling the execution of low-level and high-level tasks. How-
ever, the duplication of control units results in much higher
silicon area demands for a single data path and thus limits
the achievable parallelism on a chip. M the achievable parallelism on a chip. Moreover, the high de-
mands on instruction memory bandwidth for continuously
must be eighty computation-intensive low-level algorithm
must be example to the control units can easily p supplying instruction streams to the control units can easily
become a performance bottleneck. Due to the high hardware adapted coprocessor module, while the general-purpose pro-
cost associated with MIMD processors, they

rithms at increased efficiency. For algorithms that cannot **Adaptation Strategies** make use of the specialized coprocessing modules, however, **Specialized Instructions.** Adaptation of programmable pro- efficiency decreases rapidly. In consequence, coprocessor arcessors to special characteristics of video signal processing al- chitectures offer less flexibility regarding algorithm modificagorithms can be achieved by introducing specialized instruc- tions as significant changes in the target application may lead

cessing performance of programmable architectures by paral-

single specialized instruction. Branching to saturation subroutines module is coupled with the flexibility of a general-purpose RISC core.

lelization and adaptation strategies, memory system design The architectural measures for programmable video signal for video signal processors deserves special attention. As processors presented in this section differ widely in terms of video signal processing applications operate on large data vol- hardware cost and flexibility. Individual measures are generumes, the memory system has a considerable effect on overall ally not applied exclusively; in most existing architectures, performance. While general-purpose processors employ local various approaches are combined to obtain sufficient proon-chip caches to speed up data access times on average, con- cessing power with efficient use of hardware resources. The ventional cache strategies have to fail for video applications best architectural mix depends on the respective targeted apbecause of the stream-like nature of the incoming data. plication field. Caches rely on the occurrence of frequent accesses to the same data items, which is not given in video processing where individual data items are continuously replaced by new data. **DESIGN APPROACHES FOR DEDICATED ARCHITECTURES** However, for regular program parts, memory access patterns are typically predictable. Therefore, special stream caches In contrast to programmable video signal processors, dedi-
have been proposed that employ prefetching techniques to ac-
cated architectures are designed to perfor have been proposed that employ prefetching techniques to ac-
cated architectures are designed to perform one specific task.
case shortly peeded data in advance (10) In addition to the The specialization opens up opportunit cess shortly needed data in advance (10). In addition to the The specialization opens up opportunities for aggressive opti-
streaming video data other data structures of a nonvolatile mizations in terms of performance, cos streaming video data, other data structures of a nonvolatile mizations in terms of performance, cost, and power consump-
nature may be involved in video signal processing application. In the following, a number of dedicate nature may be involved in video signal processing applica-
tion. In the following, a number of dedicated solutions for example look-up tables. These data may be best cific video signal processing tasks are presented. tions, for example, look-up tables. These data may be best cific video signal processing tasks are presented.
placed into on-chin memory—not cache—where they are ac. Due to its prominence among video signal processing algo

Software Issues

Of particular importance for programmable video signal pro- **Discrete Cosine Transform** cessors is the support for software development. Although
high-level language compilers are frequently available and
suitable to enhance code development productivity, best hard-
suitable to enhance code development produ applications may involve mixed high-level/low-level programming: after exploration of parallelization opportunities, the entire target application is described in a high-level language. Then, the program parts with the highest performance requirements are identified by execution profiling, and these The core operation in DCT computation is the combination of code parts are optimized on assembly language level. This multiplication and accumulation commonly ref software design flow can iteratively be applied until existing MAC operation. Equation (1) already indicates the possible performance requirements and/or real-time constraints are decomposition of the 2D transform into two separate 1D met. Increasingly, hardware vendors provide entire code li-
bransforms, thus reducing the number of MAC operations to
branies that contain optimized low-level implementations of be performed from L^2 down to $2L$ per pi braries that contain optimized low-level implementations of be performed from L^2 down to 2*L* per pixel. Benefitting from specific tasks frequently encountered in video signal pro-
the reduced operation number of the se cessing applications (11). Alternatively, program parts with ble hardware implementation comprises a cascade of two 1D
the highest processing requirements may be offloaded to dedi-
transform blocks and an intermediate tran cated hardware modules by applying a hardware-software efficient implementation of the 1D-DCT, several alternatives codesign approach (12), leading to a coprocessor/heteroge- are known from the literature (14). A direct implementation

placed into on-chip memory—not cache—where they are achearm in the solution of place is prominence among video signal processing algo-
easible within the shortest time and are safe from being re-
rithms, the hybrid coding and VLD will be presented.

$$
y_{k,l} = \sum_{i=0}^{L-1} c_{i,k} \cdot \left[\sum_{j=0}^{L-1} x_{i,j} \cdot c_{j,l} \right]
$$
 (1)

multiplication and accumulation, commonly referred to as the reduced operation number of the separated DCT, a possitransform blocks and an intermediate transposition unit. For neous multiprocessor architecture. $\qquad \qquad$ of the underlying matrix-vector multiplication based on four

Figure 8. Direct 1D-DCT implementation based on four MAC units. **Motion Estimation** The input sequence x is distributed to all MAC units in a delayed manner, and the MAC results are multiplexed to form the output Motion estimation is another computation block well suited
sequence v. The structure is suitable for matrix-vector multiplication to dedicated implementation. sequence *y*. The structure is suitable for matrix-vector multiplication.

operation speed and hardware cost by multiple use of MAC vector is assigned to each $N \times N$ -block of the current frame. units within the computation of one row or column of a block. The match criterion typically used is the mean absolute dif-

composing the transform matrix *C* into simpler submatrices. two blocks that minimizes the MAD for a given search area. The resulting architectures are typically based on efficient A straightforward, although computationally expensive, implementation of the butterfly structure—three input op- approach to find the motion vectors is the exhaustive search. erands are combined by addition, subtraction, and multiplica- It involves computing the MAD for each pel *i*,*j* and each possition to deliver two output operands—as the underlying com- ble position *m*,*n* of a candidate block *y* within a given search putation pattern of fast DCT algorithms. While the number window of the range $\pm w$ with respect to a reference block x, of required additions and multiplications can be minimized, as specified by Eq. (4) : the more irregular data flow of fast algorithms complicates the hardware design, and higher accuracy requirements for intermediate results may increase the hardware cost again. Nevertheless, dedicated implementations of fast DCT algo-

$$
y_k = \sum_{i=0}^{L-1} c_{i,k} x_i, \quad x_i = -x_i^{(B-1)} 2^{B-1} + \sum_{j=0}^{B-2} x_i^{(j)} \cdot 2^j
$$

\n
$$
y_k = -\sum_{i=0}^{L-1} c_{i,k} x_i^{(B-1)} 2^{B-1} + \sum_{i=0}^{L-1} c_{i,k} \sum_{j=0}^{B-2} x_i^{(j)} 2^j
$$

\n
$$
= -2^{B-1} \phi_{k,B-1} + \sum_{j=0}^{B-2} 2^j \phi_{k,j}
$$
 (2)

with

$$
\phi_{k,j} = \sum_{i=0}^{L-1} c_{i,k} x_i^{(j)} \tag{3}
$$

 $\phi_{k,i}$ can be precalculated for each possible bit plane pattern of

the input vector *x*. Thus, only accumulators and shifters are required in addition to the ROM to perform the transformation in a bit-serial manner. Due to the two's complement representation, the addition of the $\phi_{k,j}$ has to be reversed to a subtraction for the most significant bit.

The core operations of the distributed-arithmetic DCT can be implemented in a RAC cell comprising a ROM, an accumulator, and a shifter. A concurrent architecture for an *L*-point DCT requires *L* RACs (16). To reduce the size required for the ROM from $L \times 2^L$ down to $L \times 2^{L/2}$, a mixed flow-graph/ distributed arithmetic architecture has been reported with a first stage of butterfly computation followed by two independent *L*/2-point distributed arithmetic implementations.

in general. matching algorithm is employed to estimate the motion between consecutive frames by determining for each $N \times N$ block in the current frame the block in the previous frame MAC units is shown in Fig. 8. It allows a trade-off between that matches its contents most closely. As a result, a motion Several fast DCT algorithms have been proposed that lead ference (MAD) because of its computational simplicity. Thus, to further significant reductions in operation number by de- a motion vector is determined by the displacement between

$$
D_{m,n} = \sum_{i=0}^{N-1} \sum_{j=0}^{N-1} |x_{i,j} - y_{i+m,j+n}|
$$
 (4)

The stypically result in high-performance solutions (15).

After computing the distortion $D_{m,n}$ for all $(2w + 1)^2$ possible

An alternative approach for dedicated DCT implementa-

tion is based on distributed arithmetic

Figure 9 shows a 2D-array architecture as a direct implementation of the exhaustive-search block-matching algorithm. It comprises an $N \times N$ -array of absolute-difference processing elements (AD-PEs), each operating on a candidate block/reference block pixel pair. The reference block data are serially shifted into the array within N^2 clock cycles, and each pixel x_i is stored in one AD-PE. In order to avoid a complete refill of the PE array with new candidate block data, a larger portion of the search area comprising $N(2w + N)$ pixels is stored in a 2D-bank of shift registers within the circuit. Thus, vertical candidate block displacement can simply be achieved by shifting the stored data within the array accordingly, whereas only one new column of $2w + N$ pixels has to be entered into the circuit for horizontal candidate block dis-Equation (3) shows the result of the substitution. The sums placement. The latency for reference block loading can be hid den when double buffering is employed to allow operating on

Figure 9. Direct BM implementation. The array consists of R cells (registers) to store the search area, AD cells to calculate and vertically accumulate the absolute differences of pixels, a chain of adders at the bottom for horizontal accumulation, and an M cell to determine the minimum of the consecutively computed values.

the pixels $x_{i,j}$ while the next reference block pixels $x'_{i,j}$ are already shifted into the array.

absolute value of two pixels, adds the value to the partial re- In contrast to implementations of DCT and ME, the VLD

search block matching can be reduced substantially by sub-
sampling of the image data or by employing hierarchical In order to provide decoding speed suitable even sampling of the image data or by employing hierarchical In order to provide decoding speed suitable even for high
search techniques. Subsampling simply decreases the number bit rate applications, a look-up table approach m of absolute differences to be computed per each candidate ployed, which takes a complete bit pattern as input and deliv-
block. Hierarchical search algorithms typically determine the ers the decoded symbol as output at a c motion vectors within a number of successive steps involving proach involves simultaneously inspecting at least as many
an incremental refinement of the image data resolution. As bits from the bitstream as contained in the an incremental refinement of the image data resolution. As bits from the bitstream as contained in the longest possible
a result, the number of candidate blocks is reduced. Various bit pattern in order to guarantee instant a result, the number of candidate blocks is reduced. Various bit pattern in order to guarantee instantaneous decoding. The architectures for hierarchical block matching have been pro-
look-up table may be realized as a ROM architectures for hierarchical block matching have been pro-
posed (17).
as addresses and the decoded symbols as contents. However

have to comprise dedicated VLD modules to ensure sufficient

In VLD, a sequential bitstream has to be parsed, and code words in the form of bit patterns as defined in a codebook bles. Alternatively, the PLA can be substituted by a content thereby have to be identified. In order to exploit statistical addressable memory (CAM), which also requires only a single properties for transmission rate reduction, the bit patterns entry for each code word while allowin properties for transmission rate reduction, the bit patterns are not of constant length: frequently encountered patterns ent code tables. are shorter than less frequent ones. The variable-length bit A dedicated architecture of a PLA-based variable-length patterns have to be sliced off the bitstream and translated decoder is shown in Fig. 10. Besides returning the decoded into the decoded symbols of fixed length. Due to the arbitrary symbol, the PLA delivers the word length of the decoded bit bit pattern length, decoding of a code word can only be started pattern to a formatter and buffer unit as well as to a barrel

after the previous code word and its associated length have been identified. This kind of feedback loop in the algorithm As shown in Fig. 9, the AD-PE computes the difference and accounts for the VLD being a strictly sequential process.

sult coming from the upper neighbor element, and transfers algorithm cannot be decomposed into a set of elementary opthis sum to the lower neighbor. Thus, the partial results are erations to be mapped onto an array of simple processing ele-
computed in columns, and a chain of adders at the bottom of ments. The inherently sequential struc ments. The inherently sequential structure of the VLD algothe array performs the horizontal summation to calculate the rithm and the dependency of operation flow on the processed distortion $D_{m,n}$ for a given displacement m,n . Finally, an M- data call for different design appr distortion $D_{m,n}$ for a given displacement m,n . Finally, an M- data call for different design approaches. A possible imple-
PE is responsible for finding the minimum among the consec- mentation of a bit-serial decoding PE is responsible for finding the minimum among the consec-
utively computed distortion values.
state machine that enters a new state with each received bit-
state machine that enters a new state with each received bit. state machine that enters a new state with each received bit The extremely high computational requirements of full- (18). The bit-serial approach however is not feasible for high search block matching can be reduced substantially by sub-
bit rate decoding due to insufficient operati

bit rate applications, a look-up table approach may be emers the decoded symbol as output at a constant rate. This apas addresses and the decoded symbols as contents. However, large memory sizes may be required depending on the length **Variable Length Decoding** of the longest code word. On the other hand, the variable Variable length decoding is an example for a higher-level al-
contribution of the code words leads to sparse utilization of the corrections of the code words require multiple entries to en-
contribution that is difficult t gorithm that is difficult to implement with sufficient opera-
tion speed on programmable general-purpose processors. As sure unambiguous decoding. For this reason, it is favorable to
processing requirements for VLD depend processing requirements for VLD depend mainly on the input replace the ROM by a programmable logic array (PLA), which
data rate, architectures for high bit rate decoding typically requires only one entry per code word inde data rate, architectures for high bit rate decoding typically requires only one entry per code word independent from the
have to comprise dedicated VLD modules to ensure sufficient code word length due to logic minimizatio decoding performance.
In VLD, a sequential bitstream has to be parsed, and code by a RAM in order to allow downloading of different code ta-

serves as a look-up table for decoded symbols and their associated tional RISC as master processor. A crossbar switch connects the proword lengths. The word length is required to align the bitstream cor- cessors with multiple memory units. rectly to the beginning of the next code word, performed in the barrel shifter. The formatter and buffer unit provides the next piece of the

discussed in this section. They differ widely in terms of per-
formance and hardware cost. With the rapid progress in semi-
conductor technology, the integration of complete systems on
a single chip has become possible. Wh

tude of architectural solutions exists. In this section, some demanding task as multiple programs have examples of current video signal processors reported in the proper synchronization has to be ensured.

been reported in the literature. Most of them target the rapidly evolving market of multimedia. Therefore, the design of these processors has focused mainly on video compression, sometimes in combination with processing of other data types such as audio or graphics. In addition to specific video signal processors, several commercially available general-purpose microprocessors have recently undergone instruction-set extensions targeting video and multimedia processing, thus documenting the growing importance of this field. In the following, architectural measures for programmable video signal SIMD coprocessors are identified in existing designs.

video signal processor employing an MIMD controlling con- tion-intensive low-level tasks. The RISC functions as a global concept. It features four parallel digital signal processors (DSP) troller.

Figure 11. The Texas Instruments MVP video signal processor. The Figure 10. Example of a PLA-based VLD implementation. The PLA MIMD architecture features four independent DSPs and an addi-

coded bitstream. and a RISC master processor on a single chip. As shown in Fig. 11, a crossbar connects the parallel DSPs to four shared memory modules of 32 kbytes in total. In addition, each DSP
window of the bitstream, and the barrel shifter aligns the con-
tents of the current bitstream window to the first bit of the
master processor. The RISC also conn

point unit that is useful in audio and 3D graphics processing.

OVERVIEW OF REPORTED VIDEO On one hand, the large variety of architectural measures is able to increase video signal processing performance; on the **SIGNAL PROCESSOR DESIGNS** other hand, the numerous processing and memory units sum The different design approaches for programmable as well as
dedicated architectures presented so far have been incorpo-
rated in existing video signal processor designs in various
rated architectures presented so far have ways. Depending on the targeted application field, a multi- cept employed in the MVP, software development becomes a
tude of architectural solutions exists. In this section some demanding task as multiple programs have to

literature are presented. **AxPe640V Video Signal Processor.** The AxPe640V (20) as **Programmable Processors**
 Programmable Processors

Numerous programmable video signal processor designs have
 PRISC control processor with an SIMD-style coprocessor mod-RISC control processor with an SIMD-style coprocessor mod-

Figure 12. The AxPe640V video signal processor. A general-purpose **Texas Instruments MVP.** The MVP (19) is an image and RISC core is coupled with an SIMD coprocessor adapted to computa-

ule particularly adapted to low-level video algorithms. The **Dedicated Implementations**

several processors can be combined to form an MIMD multi-
 Toshiba MPEG-2 Decoder. An example taken from video

compression applications is the single-chip MPEG-2 decoder

the functional units can be specified within a single instruction word. In addition to the VLIW core, the Trimedia features a number of coprocessing modules including a VLD coprocessor, an image coprocessor, and various interfaces, as shown in Fig. 13. On-chip caches for data and instructions speed up access to frequently used items. No on-chip memories are included. Additional features of the Trimedia include floating-point support, specialized instructions, for example, for motion estimation, and split-ALU capabilities.

As a VLIW processor, the Trimedia relies on static instruction scheduling at compile time. Therefore, performance and efficiency depend fundamentally on the capabilities of the available compiler. Advanced features such as guarded execution to avoid frequent branching and instruction word compression techniques to relief bandwidth constraints are helpful in increasing both performance and silicon efficiency. **Figure 14.** The Toshiba single-chip MPEG-2 decoder. A complete

cessor design is marked by the introduction of multimedia in- a single device. Only external memory modules have to be added for struction-set extensions in order to speed up the computation- a complete system solution.

intensive tasks of video processing applications (22,23). They are essentially based upon two principles: the integration of specialized DSP instructions and the incorporation of a split-ALU. While a fast MAC instruction is contained in most extensions, advanced features include saturation capabilities or specific support for motion estimation targeting video compression. The split-ALU concept allows significant enhancement of the efficiency of the typically wide data paths (e.g., 64 bit) in general-purpose processors for video processing.

Even with multimedia extensions, general-purpose processors cannot compete with video signal processors in the domain of pure video signal processing applications, mainly because of their much higher prices. However, for desktop ap-Figure 13. The Philips Trimedia processor. It features an extensive plications where a general-purpose processor is already avail-
VLIW processor core, coprocessors for VLD and image processing, and able, multimedia extens formance of video signal processing without having to incorporate additional devices.

SIMD coprocessor features four 8 bit data paths that can also For video signal processing devices targeting a single specific operate in a 16 bit mode when higher precision is required. application, dedicated architectures may provide the best so- Integrated hardware multipliers and a common multioperand lution in terms of performance, cost, and efficiency. While pre- accumulator enable efficient execution of frequent video pro- vious semiconductor technology enabled the monolithic imple- cessing operations. An on-chip memory provides the coproces- mentation of only subtasks, for example, DCT or ME as sor with the required operands. The RISC core offers special- demonstrated in the preceding section, the continuing ad- ized instructions useful for the execution of more irregular vances in VLSI technology put the implementation of complex tasks, such as VLD or quantization. While both processors applications on a single chip, such as complete video compres- are able to execute different tasks independently, the RISC sion schemes, well within reach. Besides multiple dedicated processor also functions as a global controller. modules for the diverse subtasks of an algorithm, in many The restriction to two processing modules and the high cases a programmable control processor can also be inte- adaptation of the coprocessor toward computation-intensive grated on the same chip. Two examples of dedicated imple- low-level video algorithms lead to a moderate design complex- mentations of complete applications are reviewed in the fol- ity of the AxPe640V and result in high efficiency for the tar- lowing. geted algorithm classes. For higher performance demands,

Philips Trimedia. The Philips Trimedia (21) represents a from Toshiba (24), shown in Fig. 14. Besides complete dedi-
typical multimedia processor targeting joint processing of
video, audio, graphics, and communication ta

MPEG-2 video decoder, MPEG-2 audio decoder, a transport processor, **Multimedia Extensions.** A new trend in general-purpose pro- a programmable RISC core, and various interfaces are integrated on

various environments. When adding appropriate memory istics and accounts for a decrease in silicon efficiency.
modules the chin is a completely self-contained decoder solu-
While the opportunities to exploit fine-grain par modules, the chip is a completely self-contained decoder solu-
tion targeting high-volume applications such as set-top boxes. and adaptation principles to enhance performance as well as tion targeting high-volume applications such as set-top boxes.

MPEG-2 video encoder (25) . Due to the motion estimation grates 3.1 million transistors on a 155 μ m² die in a 0.35 μ m to employ the enormous amount of transistors efficiently. CMOS technology, operates at a 54 MHz internal clock, and One way to utilize the additional hardware resources in

and less computational predictability evolve, programmable in turn absorb the cost advantage of higher integration video circal precessing evolvisetives are likely to become in density. video signal processing architectures are likely to become in-

In the future, video signal processing applications can be higher number of operations per data sample, substantiating sult, an increasingly irregular and data-dependent operation chitecture may offer sufficient processing performance as well

flow has to be expected, which complicates architecture design as automated derivation of processing modules for these algorithms is not easily possible. Additionally, the fine-grain parallelization potential as found in low-level algorithms is likely to decrease, and performance enhancements will have to be realized increasingly by exploitation of large-grain tasklevel parallelism, for example, through concurrent execution of independent scalar tasks.

Another trend in future applications will be the merging of video signal processing with processing of other data types, as encountered, for example, in multimedia environments. This development requires extending the design focus in order to enable joint processing of various data types within the same architecture. In contrast to video processing, audio processing, for example, involves operating on data samples with higher precision/word-length requirements, restricting the Figure 15. The NEC single-chip MPEG-2 video encoder. The chip utility of split-ALU or similar concepts. Instead, integration contains all computation units necessary for MPEG-2 video encoding. A programmable control proces nal modules.

wideo signal processors. In effect, the diversification of appli-

nal modules. cations desired to be executed on a single device limits the potential for strong adaptation to special algorithm character-

efficiency of video signal processors are likely to diminish, the **NEC MPEG-2 Encoder.** Another example of a dedicated ar- implementation of sophisticated future applications will be chitecture of high integration density is the NEC single-chip enabled by the rapid progress in VLSI technology, which
MPEG-2 video encoder (25). Due to the motion estimation allows integration of an ever-increasing number task incorporated into MPEG video encoding, the hardware functions on a single chip operating at increasingly faster requirements for video encoders are significantly higher than clock speed. While current processor designs comprise up to for decoders. As Fig. 15 shows, the NEC encoder implements around ten million transistors, monolithic integration of more all subtasks required for encoding on a single chip, including than a hundred million transistors has already been ana packet generator responsible for packing the encoded bits- nounced for the near future (26). These new levels of integratream. Besides memory, an additional programmable control tion density offer exciting opportunities in video signal proprocessor is required as an external module. The chip inte- cessor design, but also require new architectural approaches

future video signal processors is to extend the integration of specialized modules and system interfaces on-chip, leading to the design of complete systems on a chip. While the lower **FUTURE TRENDS IN VIDEO SIGNAL PROCESSOR DESIGN** design complexity associated with the strictly modular struc-The future trends in video signal processors are driven by the
continuing development of new, sophisticated applications, on
one hand, and by the rapid progress in VLSI technology, on
the other. Both programmable and dedic

creasingly preferred to dedicated solutions.
In the future, video signal processing applications can be bilities may offer greater advantages for future video signal expected to involve growing algorithmical complexity, for ex- processors. Considering the emerging characteristics of new ample, to improve real-life impressions generated from syn- applications, a parallel architecture with multithreading supthetic data. Higher algorithmical complexity translates into a port may be a sensible approach. Novel controlling schemes
higher number of operations per data sample, substantiating for efficient execution of highly data-d the need for higher performance levels of video signal pro- have to be explored. Additional available silicon area may be cessing architectures. On the other hand, sophisticated appli- spent for the integration of the larger on-chip memories neccations will contain considerably larger portions of high-level essary to alleviate the growing gap between processor clock algorithms in order to realize intelligent functions. As a re- speed and external memory access times. Hence, such an ar-

Regardless of the actual architecture of future video signal dam: Elsevier, pp. 345–364, 1993.

Separates of the support for software development will be 19. K. Guttag, The multiprocessor video processor MVP, *Proc. IEEE* processors, effective support for software development will be 19. K. Guttag, The mu
of vital importance for commercial success With the expected *Hot Chips V*, 1993. of vital importance for commercial success. With the expected *Hot Chips V,* 1993.
organized and P. Pirsch, A VLSI-based MIMD are provided signal processing applicantly 20. K. Gaedke, H. Jeschke, and P. Pirsch, A VLSI-base growing complexity of emerging video signal processing appli- 20. K. Gaedke, H. Jeschke, and P. Pirsch, A VLSI-based MIMD ar-
cations, realizing an implementation within competitive time chitecture of a multiprocessor syst cations, realizing an implementation within competitive time
frames depends fundamentally on the availability of an effi-
frames depends fundamentally on the availability of an effi-
integral processor system for real-tim

- *Speech Signal Process.,* 599–602, 1997. 1. Video Codec for Audiovisual Services at p64 kbit/s, *ITU-T Rec-*
- 2. Video Coding for Low Bitrate Communication, *ITU-T Draft Rec-*
- *ommendation H.263,* 1995.

3. Coding of moving pictures and associated audio for digital storage **PETER PIRSCH**

PETER PIRSCH 3. Conversion at up to about 1.5 Mbit/s (MPEG-1), *ISO/IEC 11172*,
1993. **HANS-JOACHIM STOLBERG** 1993.
- 4. Generic coding of moving pictures and associated audio (MPEG-2), *ISO/IEC 13818,* 1993.
- 5. S. Y. Kung, *VLSI Array Processors,* Englewood Cliffs, NJ: Pren-
- 6. M. J. Flynn, *Computer Architecture: Pipelined and Parallel Pro-* FOR NETWORKING. *cessor Design,* Boston: Jones and Bartlett, 1995.
- 7. K. Hwang, *Advanced Computer Architecture: Parallelism, Scalability, Programmability,* New York: McGraw-Hill, 1993.
- 8. R. B. Lee, Subword Parallelism with MAX-2, *IEEE Micro,* **16** (4): 51–59, 1996.
- 9. S. Dutta et al., Design issues for very-long-instruction-word VLSI video signal processors, *VLSI Signal Processing IX,* IEEE, 95– 104, 1996.
- 10. D. Zucker, M. Flynn, and R. Lee, Improving performance for software MPEG players, *Proc. Compcon,* IEEE CS Press, 327–332, 1996.
- 11. J. Bush and Y. Kim, Developing software for C80-based machine vision systems, *EE Times,* July 1996.
- 12. M. Schwiegershausen, H. Kropp, and P. Pirsch, A system level HW/SW-partitioning and optimization tool, *Proc. Eur. Design Autom. Conf. (EDAC),* 120–125, 1996.
- 13. P. Pirsch, N. Demassieux, and W. Gehrke, VLSI Architectures for Video Compression—A Survey, *Proc. IEEE,* **83**: 220–246, 1995.
- 14. N. Demassieux and F. Jutland, Orthogonal transforms, in P. Pirsch, ed., *VLSI Implementations for Image Communications,* Amsterdam: Elsevier, pp. 217–250, 1993.
- 15. A. Artieri et al., A VLSI one chip for real-time two-dimensional discrete cosine transform, *Proc. IEEE Int. Symp. Circuits Syst.,* 1988.
- 16. M. T. Sun, L. Wu, and M. L. Liou, A concurrent architecture for VLSI implementation of discrete cosine transform, *IEEE Trans. Circuits Syst.,* **34**: 992–994, 1987.
- 17. L. De Vos, VLSI-architectures for the hierarchical block matching algorithm for HDTV applications, *Proc. SPIE Visual Commun. and Image Process. '90,* **1360**: 398–409, 1990.
- as flexibility for a variety of evolving applications in the area 18. M.-T. Sun, Design of high-throughput entropy codec. In P. Pirsch, of video signal processing. ed., *VLSI Implementations for Image Communications,* Amster-
	-
	-
	-
	-
	-
	- *sor Report,* **10** (7): 16, 1996.
- 25. Y. Ooi et al., An MPEG-2 encoder architecture based on a single- **BIBLIOGRAPHY** chip dedicated LSI with a control MPU, *Proc. Int. Conf. Acoust.*
	- 26. Anonymous, New TI technology doubles transistor density, *TI In-*
ommendation H.261, 1993.
tegration, **13** (5): 1996.

tice-Hall, 1988. **VIDEO SIGNAL PROCESSING.** See DATA COMPRESSION