TRANSLINEAR CIRCUITS

The concept of a *translinear circuit,* an approach to the realization of linear and nonlinear functions uniquely suited to implementation in monolithic bipolar integrated circuit (IC) form, was first realized by Gilbert in the mid-1960s. The principles were later articulated in two seminal papers, which described the application of translinear concepts to wideband amplifiers (1) and analog multipliers (2). Their design was based on the special properties of the bipolar junction transistor (BJT) and the use of a monolithic process was essential for accurate implementation. This was one of several novel ways in which translinear circuits differed radically from the discrete-transistor circuit design principles in use at that time. Another difference was the use of current-mode signalprocessing, thereby making better use of the inherently large

dynamic range of the BJT, and achieving very high band- the ideal due to channel-length modulation and substrate efwidths; the dc to 500 MHz response of these circuits was re- fects, which are rarely addressed in the literature with the markable at the time. Finally, unlike previous analog circuits, necessary realism. they were transistor-intensive and used few standard compo- Accordingly, the word *translinear* will here be reserved exnents such as resistors and capacitors. clusively for cells invoking high-accuracy exponential device

a broader meaning and can be found in numerous articles and posal and risking uncertainty about the intended meaning of textbooks (4–8). The original translinear circuits consist of the term. The strong-inversion idealization using MOS tech-
one or more *closed loops* of junctions operating with both fixed nologies should be called *voltage* one or more *closed loops* of junctions operating with both fixed nologies should be called *voltage-translinear,* or VTL, since (bias) currents and variable (signal) currents. These are now the term MTL is ambiguous, and might imply either this called *translinear-loop* (TL) circuits. The *translinear-loop* square-law VTL mode or classical transli called *translinear-loop* (TL) circuits. The *translinear-loop* square-law VTL mode or classical translinear operation using
principle (TLP) is a powerful rule that permits rapid assess-
the devices in the subthreshold r ment and analysis of the function of any given TL cell, as well to exhibit exponential behavior. as providing a route for synthesis.

The fundamental basis for translinear circuits is the accurate and dependable exponential relationship between the **TRANSLINEAR CELLS** collector current, I_c , and the base-emitter voltage, V_{BE} , in the

variable-gain amplifiers (11–15), log-domain filters (16,17)

Metal-oxide-semiconductor (MOS) transistors, in both polar junction transistors, because isothermal opera-
their single-polarity and complementary (CMOS) form, using the tight matching of device geometry and accurately their single-polarity and complementary (CMOS) form, using tion, tight matching of device geometry, and accurately
devices having a relatively long channel and operating in the controlled doning levels are essential. Altho devices having a relatively long channel and operating in the controlled doping levels are essential. Although their
weak inversion (also called subthreshold) region, are capable of exhibiting approximately exponential behavior, and can be
used to realize the entire families of both TL and TN cells. used to realize the entire families of both TL and TN cells,

but at lower speeds and with lower accuracy than their BJT

counterparts. A considerable body of literature is devoted to

MOS design methods invoking exponenti

Fractically no dependence on passive ele-
posed based on the quite different assumption that the trans-
conductance of MOS transistors in strong inversion is a linear
function of (though not directly proportional to) the g source voltage. Several analogous loop topologies, named
MOS translinear (MTL), have been proposed by Seevinck (18) circuits of the time, supported by their extensive reti-
and others (19.20). Unfortunately, the mathematic and others $(19,20)$. Unfortunately, the mathematical relationships and resulting equations are much less tractable, and 3. The transistors were arranged in *closed loops,* each few *compelling* examples of cells based on this idea have been containing at least two base-emitter junctions (as in a offered to date. Furthermore, the underlying quadratic *I*_{DS} as- current mirror) but usually four; occasionally, six, sumption, the starting point for the analysis and synthesis of eight, or more junctions were used. Ove sumption, the starting point for the analysis and synthesis of MTL cells, is only approximate, departing significantly from were frequently employed.

The term *translinear* was coined only later (3). It now has behavior, to avoid going beyond the spirit of the original prothe devices in the subthreshold regime, where they are said

normal active region of operation, resulting in the well-known
normal active region of personalization resulting in the well-known
minear dependence of transconductance on the collector cur- By the time the word transline

- and much else.
 And much else. 1. They required the use of *monolithically integrated* bi-
 And multimers of *monolithically integrated* bi-
 And multimers of *monolithically integrated* **bi-

And multimers of** *monoli* possibility was conceivable from the invention of the
	-
	-

Figure 1. An illustrative translinear amplifier.

- **Current Mode Operation** 4. The signal variables—the cell inputs, outputs, and control biases—were all in *current-mode* form. What-
ever voltages arose across the junctions were of only
called *current-mode* circuits, since everything of importance
- by a factor of ten changes V_{BE} by only 59.2 mV at 27°C,
-
-
- variables—possibly their most valuable property.
- 9. Functional accuracy persisted right up to the extreme limits of the available operating range, not just a portion of this range.
-

In a pre-microprocessor world, capabilities of this sort were Translinear circuits are based on the remarkable fact that potent assets of outstanding practical value, but their utility the transconductance of a BJT is linearly proportional to its is undiminished today. collector current. Thus, the invented word *translinear* nicely

ever voltages arose across the junctions were of only called *current-mode* circuits, since everything of importance
incidental importance, and were not used in analysis. about their behavior could be cantured by a conside about their behavior could be captured by a consideration of 5. The *full-scale* voltage swings were very small— the junction currents alone. However, all cells in this class typically only a few tens of millivolts. (A change in I_c shared certain common topological features, for w typically only a few tens of millivolts. (A change in I_c shared certain common topological features, for which a by a factor of ten changes V_{on} by only 59.2 mV at 27°C unique identifier was needed. Referring to th for an ideal BJT.)
mode was imprecise and lacked rigor, even though at that for an ideal based is such a series that for an ideal based in this mode.

6. The minimal branch impedances resulted in the $high$ -
est bandwidth. The low impedances resulted in the $high$ -
tal) voltage gains meant that collector-base and collec-
tor-substrate junction capacitances did not impact the
 7. Accurate operation of circuits of significant complexity and steer currents under the control of the resulting gate out-
was possible at *very low, single supply voltages*—down put voltages. Current-feedback operational put voltages. Current-feedback operational amplifiers are erto 1 V in some cases; this was unusual at a time when roneously called current-mode circuits. Research papers have standard supply voltages were ± 15 V. even reported on current-mode filters, which is clearly inap-8. Unlike prevalent high-frequency analog signal-pro- propriate, because an active filter fundamentally involves the cessing cells, these circuits exhibited highly-predict- continual interplay of current and voltage in the capacitors able, *fundamentally exact* and *temperature insensitive,* defining the frequency scaling. Thus, although one can linear and nonlinear relationships between the signal readily conceive of a circuit that performs the nonlinear alge-
variables—nossibly their most valuable property braic operation

$$
U = \sqrt{(X^2 + Y^2 + Z^2)}
$$
 (1)

10. Translinear-loop cells could implement a wide variety using only currents to represent the inputs X, Y, and Z and of continuous-time algebraic functions, including squar-
of continuous-time algebraic functions, includ computation of amplitude ratios in an array, polyno-
mial, trigonometric, and implicit-form function genera-
ting a voltage, which is then converted back to another current
for subsequent integration. This inextricable cod tion, often within a few nanoseconds. between voltage and current is found in the inverse operation
between voltage and current is found in the inverse operation of differentiation.

of topologies. The related exponential dependence of collector output stage of many operational amplifiers (op-amps), the current on the base-emitter voltage is extraordinarily exact current conveyor, and current mirrors can be understood, anover six to eight decades for a modern bipolar transistor, and alyzed, and optimized in translinear terms. of great practical and commercial value. It remains applicable These circuits, which often involve loops of junctions in the most aggressively scaled modern high-speed devices us- within which the essential current relationships are genering fabrication methods radically different from those em- ated, are called strictly translinear, or just TL. The cell func-

sistor with all the potential of a super-high-speed microelec- consequence of current ratios. Extensive use is made of the tronic slide-rule, the preeminent calculating aid of the time, idea of a modulation factor to describe signals: this is a diwhose ability to instantly determine products, quotients, and mensionless variable, say *x*, in the range $0 \le x \le 1$, which reciprocals was well-known to practicing engineers. A visual represents the actual current-mode signals, xI_X , $(1 - x)IX$, or icon (Fig. 2) showing a BJT having a slide-rule where the the alternative bipolar form, *X*, in the range $-1 < X < 1$, for emitter ought to be was used for many years in presentations example $(1 + X)I_x/2$, and so on. These forms are used in the of translinear concepts, to dramatically focus attention on this simple four-quadrant multiplier cell shown in Fig. 4. potential. Using two junctions in series was like adding The cell function is invariant over bias levels I_0 ranging lengths on the slide-rule scales to effect multiplication from nanoamps (when operation is slow) up to milliamps (Fig. 3). (Where the circuit remains useful at frequencies close to f_T ,

notion of a bridge between the familiar territory of linear cir- solute minimum). All TL functions remain exact right up to cuits and their well-developed mathematics, and the un- the limits of the available bias range and, most significantly, charted terrain of nonlinear circuits and their often-transcen- they are fundamentally insensitive to variations in temperadental equations, at a time when few nonlinear analog ture over the full range of operation possible with silicon. components were available in low-cost monolithic form. Now- These were novel and still unique aspects of TL circuits not adays, translinear principles are utilized in multipliers, mix- shared by any other basic analog cells. Note that the direction ers (23), modulators and demodulators, intermediate-fre- of current-flow in the transistors (CW or CCW) is an imporquency (IF) strips with automatic-gain-control (AGC) and tance aspect of TL cells. many other variable-gain amplifiers (24,25), programmable filters (26,27), root-mean-square (RMS) circuits (28) for power **Modern Usage** measurement from line frequencies to several GHz (29) and other nonlinear circuits, such as those perfoming vector ma- Interest has recently focused on the possibility of exploiting nipulation (30), and are hidden in numerous linear integrated translinearity in MOS transistors operated in the subthresh-

captured their nature, as well as identifying a certain class circuits. For example, the classical four-transistor class AB

ployed in the 1960s. tion is essentially independent of the absolute magnitude of This key idea was envisaged as endowing the bipolar tran- the operating currents, that is, the bias level. Instead it is a

Furthermore, the syllable *trans-* usefully conveyed the because voltage swings and internal impedances are at an ab-

old regime, implying a linear dependence of the transconductance $\partial I_{\text{DS}}/\partial V_{\text{GS}}$ on the channel current. An early contributor to this field was Carver Mead (31), who used MOS translinear techniques to realize a wide variety of nonlinear functions in the development of artificial cochleas and retinas. Recently, higher-level learning and cognitive functions have been studied. Nanopower operation of CMOS translinear cells has broad utility in analog neural networks (32), which is an important and promising next step in the realization of artificial intelligence, leap-frogging an appeal to ever-faster Turing machines by replacing serially executed algorithms with highly interconnected parallel adaptive structures. It is of significance that such structures can benefit from all the nonlinear functions afforded by translinear techniques and implemented in an all-CMOS IC process to adequate accuracy by operating devices in the subthreshhold region.

Formal algebraic decomposition techniques, as precursors to cell synthesis, were developed by Seevinck (4), who later with Wiegerink (18) stretched the notion of translinearity further, asserting that junction field-effect transistors (JFETs) and MOS transistors in strong inversion exhibit transconductance, which is a linear function of the gate-source bias V_{GS} , starting with the popularly-assumed quadratic relationship $I_{\text{GS}} \propto (V_{\text{GS}} - V_{\text{TH}})^2$. Unfortunately, loops constructed of FETs generate awkward equations involving the sums of squareroots, quite unlike the powerful product/quotient form of classical TL.

More importantly, the underlying assumption is far from Figure 2. The microelectronic slide rule. exact, even for long gate-lengths, and it becomes very unrelia-

ble in a submicron realization, where the g_m more nearly ap- early proportional to collector current, or equivalently, as colusing closed loops involving the *V*_{GS} of MOS transistors in the intimately related hyperbolic trigonometric relationships. strong inversion, the latter are called VTL circuits. In this taxonomy, the unqualified adjective *translinear* implies clas-
sical current-mode translinearity where exponential behavior
applies, which is accurate for all BJTs and other junction de-
A cell that invokes translinearity applies, which is accurate for all BJTs and other junction devices and approximately correct for MOS transistors in sub- loops of junctions is called a *translinear network* (TN). The

uniquely accurate, multidecade translinearity of the BJT has conditions from nanoamps to milliamps and are substanwide utility. Numerous circuits exist in which this valuable tially independent of device scaling. This is a very different property, identified either in terms of transconductance lin- situation from that which prevails for MOS in strong inver-

proximates a linear function of I_{DS} . In the interest of preserv- lector current exponentially proportional to base-emitter volting the important distinctions that first led to proposing the age, is invoked. Thus, a translinear circuit is one in which the term translinear, and to minimize the confusion that results essential behavior arises directly from the exploitation of the from using it in connection with the style of nonlinear design exponential equations of the BJT, and of functions based on

threshold operation. differential pair of Fig. 5 provides a simple example. It too Even beyond the domain of strictly translinear loops, the can be analyzed using basic principles that hold for bias

Figure 4. A basic TL (current-mode) multiplier.

the devices, and back-gate bias, strongly affect the overall ing on the nonrigorous and function.

The output current of a BJT differential-pair has precisely the same reliable form for any I_T , involving the hyperbolic tangent function: **TRANSLINEAR AMPLIFIERS**

$$
I_{\text{out}} = I_{\text{C1}} - I_{\text{C2}} = I_{\text{T}} \tanh\left(\frac{V_{\text{in}}}{2V_{\text{T}}}\right) \quad V_{\text{T}} = \frac{kT}{q}
$$
 (2)

$$
g_{\rm m} = \frac{\partial I_{\rm out}}{\partial V_{\rm in}} = \left(\frac{I_{\rm T}}{2V_{\rm T}}\right) \operatorname{sech}^2\left(\frac{V_{\rm in}}{2V_{\rm T}}\right) \tag{3}
$$

wideband, ultralinear, current-programmable transductors, in optical-fiber receivers (13) and operation at over 30 GHz useful in high-performance mixers and variable-gain cells. have been reported (14,15). They are also of value in continuous-time filters and in oscil- A cascade of cells of the sort shown in Fig. 5 can be contin-

tanh cell (10), the term referring to the use of a multiplicity $I_0R_0/2V_T$ and thus proportional to each tail current. Using of basic cells similar to Fig. 5, each exhibiting a hyperbolic PTAT biasing, the voltage gain can be rendered stable with tangent response between input voltage and output current. temperature. More elaborate biasing techniques can also de-By introducing a set of offset voltages between the pairs of sensitize the gain to variations in, for example, junction resisbases, and summing the pairs of collector currents (Fig. 6), tances and finite current gain and achieve highly robust perthe overlapping tanh functions can generate a very linear g_m formance in large-scale production (36). function which, unlike a resistive degenerated cell, remains The input-referred voltage-noise spectral density for an electronically controllable, being proportional to the currents ideal BJT differential pair evaluates to 0.925 nV/Hz^{1/2} at a I_T . A thorough treatment of these cells, including a variety of tail bias I_G of 1 mA. This noise is inversely proportional to the practical means to generate the offset voltages, is provided in square-root of I_G , being for example 2.9 nV/Hz^{1/2} for $I_G = 100$ Ref. 10. It is interesting to note that the same basic form as in Fig. 6, but having the pairs of collector currents connected tance of 50 Ω in each transistor adds a total of 1.29 nV/Hz^{1/2}. in alternating antiphase, can provide a very exact synthesis thus raising the input-referred noise at $I_0 = 1$ mA to 1.59 of the sine function over an angular range of $\pm 720^{\circ}$ (9). nV/Hz^{1/2}.

emitters tied to a common node and biased by one current sort useful in many communications applications, in particu- (33,34). Such cells can also provide precise synthesis of the lar, in IF subsystems, where very high gain, and often a varisine function; an example is shown in Fig. 7. When embedded able-gain capability, are required. However, the large-signal in a larger structure, all the trigonometric functions, includ- transfer characteristic of this TN amplifier is nonlinear; con-

ing the inverse functions (35), may be accurately generated at high speeds.

The TN view even extends to such unlikely circuits as the low-noise amplifiers (LNAs) used in modern communications systems (whose impedance-matching and intermodulation performance can be conveniently analyzed using a translinear approach); to ΔV_{BE} cells, used to generate a voltage proportional to absolute temperature (PTAT), and an integral part of band-gap voltage references; to CML logic gates; to special types of current mirrors; and much else.

The essential idea in all these cases is the way in which a device current I_X is exponentially related to an applied voltage V_X , thus: $I_X = I_0 \exp(x)$. In this equation I_0 is some normalizing current and $x = V_X/V_T$, where $V_T = kT/q$ evaluates to 25.86 mV. (Unless stated, data are for $T = 27^{\circ}$ C). The inverse logarithmic relationship $V_X = V_T \log(y)$, where $y = I_X/I_0$, is equally valuable in TN cells. This is used in the logarithmic **Figure 5.** The BJT differential pair. amplifier shown in Fig. 8; here, the important scaling param-
eter *I*_O is provided by the saturation current, *I*_S, of the transistor. The TN approach to the design of such cells treats the sion, where the choice of bias currents and W/L ratios for BJT as a voltage-controlled current source, rather than rely-
the devices and back gate bias strengly offert the evently ing on the nonrigorous and obsolete "bet

Translinear design first arose in the field of monolithic wideband fixed- and variable-gain amplifiers for oscilloscopes. Prevalent discrete-transistor amplifiers used balanced topolo-The transconductance is **the transconductance** is **gies. Methods were sought to implement fully integrated am**plifiers also based on differential structures, but in a way better suited to a monolithic medium, such as a junction-isolated process having a peak f_T of 600 MHz. Using modern BJT processes having one hundred times higher peak $f_{\eta}s$ (60 GHz), A related class of TN cells provides the basis for low-noise, translinear variable-gain amplifiers operating at 13 Gbits/s

lators whose frequency can be rendered proportional to bias ued indefinitely without the need for level shifting as shown current over a ratio of at least a million by the rigorous appli- $\;$ in Fig. 9. Operation at a collector-emitter bias V_{CE} of $>$ 200 cation of translinear principles. mV is usually satisfactory, permitting direct coupling of An excellent example of a translinear network is the *multi*-stages. The incremental voltage gain of each stage is G_V =

 μ A. Ohmic resistances generate Johnson noise; a base resis-

Other adaptations are characterized by having multiple The high sensitivity and low noise make amplifiers of this

Figure 6. The generalized multi-tanh concept: a translinear network.

version to TL form can render the amplifier linear while pre- on the value of the bias current I_G nor on the transistor geomserving the gain-control feature. Each stage generates a dif- etry. Such a voltage can be generated by current-driving a ferential output voltage V_{CC} that is related to its differential similar pair of junctions with inputs (which may be the outinput voltage V_{BB} by puts from the preceding amplifier stage) already in current-

$$
V_{\rm CC'}=I_{\rm G}R_{\rm G}\tanh(V_{\rm BB'}/2V_{\rm T})\eqno(4)
$$

For the overall cell function to be linear, the collector currents need to be a linear function of the input signal. These currents, which may be written as $(1 + \overline{X})I_G/2$ and $(1 - \overline{X})I_G/2$, An input modulation factor of $Z = \pm 0.5$ would correspond to where *X* is called is a modulation factor $-1 < X < 1$, generate a collector-to-collector voltage output of

$$
V_{\rm CC'} = R_{\rm G} \left\{ \frac{(1+X)I_{\rm G}}{2} - \frac{(1-X)I_{\rm G}}{2} \right\} = XI_{\rm G}R_{\rm G} \tag{5}
$$

age $V_{\text{BB'}}$ required to result in a modulation factor of *X* must have the form the simple four-transistor cell (1) shown in Fig. 11, which is

$$
V_{\rm BB'} = V_{\rm T} \log \frac{1+X}{1-X}
$$
 (6)

mode form, as shown in Fig. 10, to generate a voltage of

$$
V_{\rm BB'} = V_{\rm T} \log \frac{1+Z}{1-Z} \tag{7}
$$

signal components of $\pm 500 \mu A$ for $I_z = 1$ mA, but only ± 500 nA for $I_z = 1 \mu$ A. Nevertheless, Eq. (7) states that the voltage swing $V_{BB'}$ will be ± 28.4 mV for all values of I_{Z} . Thus, the sensitivity of this cell to the magnitude of its input current (that is, the transresistance $4V_T/I_Z$ for small signals) may be raised through control of *I_Z*.
When this fragment is combined with one of the differen-

From Eqs. (4) and (5) it is apparent that the base-to-base volt-
age V_{pv} required to result in a modulation factor of X must tial amplifier stages of the sort shown in Fig. 9, we arrive at noteworthy for several reasons:

1. The signal input, $I_{\text{BB'}}$, signal output, $I_{\text{CC'}}$, and gain-control means I_G and I_Z , are all in the form of currents, and Thus, the input voltage required to generate a certain value the signal-induced voltage variations that arise inside of *X* (typically having peak values of ± 0.75) depends neither the cell are *purely incidental*. The differential voltages

Figure 8. A translinear network for logarithmic conversion.

current I_G and inversely proportional to the bias current I_z , that is $\qquad \qquad$ \qquad

$$
G_{\rm I} = \frac{\partial I_{\rm CC'}}{\partial I_{\rm BB'}} = \frac{I_{\rm G}}{I_{Z}}\tag{8}
$$

same "shape" over temperature, the gain is completely lap to produce interesting and useful results. unaffected by temperature, within the limitations of de-

$$
I_{\rm CC'} = \frac{I_{\rm G}}{I_Z} I_{\rm BB'} \tag{9}
$$

(*V*BB) associated with the signal path are small, typi- Thus, through an appeal to a current-mode synthesis, the cally only ± 50 mV for a full-scale modulation factor strong nonlinearity of the exponential I_C/V_{BE} relationship $X = \pm 0.75$. Note that, although V_{BB} is a nonlinear func-
tion of the signal, this is quite irrelevant to the accuracy of relevance only inside the cell. This large-signal linearity tion of the signal, this is quite irrelevant to the accuracy of relevance only inside the cell. This large-signal linearity
of current-mode circuit function. extends from zero current right up to the full bias current extends from zero current right up to the full bias current 2. The current-mode gain G_I is proportional to the bias $\frac{1}{1}$ in each transistor, once again bearing in mind that current I_G and inversely proportional to the bias cur-
certain nonideal aspects of real transistors

4. This cell introduces an important feature, namely, a loop of emitter-base junctions traceable through the four transistors, two of which have their current flow in a clockwise direction, two of them counter-clockwise. This ratio can, in principle, be very high, limited only This is a necessity in all strictly translinear (TL) cirby the finite beta and device saturation at high currents cuits, though loops may be of any size (usually between due to internal collector resistance. If I_G and I_Z have the four and ten junctions) and two or more loops may over-

vice imperfections.
3. This is a large-signal result, that is, the transfer func-
3. This is a large-signal result, that is, the transfer func-
 Q_3/Q_4 , with these two provisos: (a) the beta is essentially independent of the collector current; and (b) the base currents always remain less than the available input currents. The reason for this behavior, which is unique to this cell, is that the

Figure 9. A cascade of translinear network voltage-gain stages.

base currents are in the same ratio as the drive currents, so

the all-important ratio of the currents in the input pair
 Q_1/Q_2 , is unaffected (although of course, the actual currents sometimes)
 Q_1/Q_2 , is unaffecte

plication followed quickly (2). This entailed simply attaching currents were provided by low-beta lateral *pnp* transistors—
the linearizing or predistorting cell to a doubly balanced ac-
the only type available at the tim

It retained the ''beta-immunity'' property mentioned above amplifier, the current gain is and also allowed operation from low supply voltages (down to 1 V), using appropriate biasing arrangements. In another topology—which later became very popular—the polarity of

the linearizing diodes was reversed: they were driven from input currents flowing toward the negative supply, readily provided by an *npn* cell. This alteration forfeited the beta immunity feature; however, because these are multiplier cells, it is a straightforward matter to introduce beta-compensation into the bias currents to achieve high accuracy of the complete monolithic function. Second-generation multipliers using such techniques were later presented in the literature (38).

Since the publication of the first translinear multiplier de sign (notable for achieving a dc to 500 MHz bandwidth using **Figure 10.** A predistorting cell: stepping stone to a fully translin-
ear amplifier.
stepping stone to a fully translin-
a 1960s monolithic technology) these basic cells have been
familiar textbook used innumerable times and have become familiar textbook entities to analog IC designers.

> We now return to the starting point for the early translinear work, namely, wideband linear current-mode amplifiers. One cell does not provide sufficient gain for many practical

the linearizing or predistorting cell to a doubly balanced ac-
the only type available at the time. A minor inconvenience
tive mixer, already being investigated at the time. (See Ref. was that the gain law was nonlinear no tive mixer, already being investigated at the time. (See Ref. was that the gain law was nonlinear, not only because of the 37 for some historical notes about an alternative synthesis multiplication of linear gain factors, 37 for some historical notes about an alternative synthesis multiplication of linear gain factors, but also because as the path, using current-mirrors as a starting point.) tail bias to each cell is raised, the bias to the tail bias to each cell is raised, the bias to the input diodes This four-quadrant multiplier topology is shown in Fig. 12. of the subsequent cell is lowered. Thus, for the three-stage

$$
G_{\text{I_TOTAL}} = \frac{I_2}{I_1} \frac{I_4}{(I_3 - I_2)} \frac{I_6}{(I_5 - I_4)}\tag{10}
$$

Figure 11. A current-mode amplifier/multiplier/divider.

Figure 12. Current-mode (TL) four quadrant multiplier/divider.

Another basic TL topology that became quite popular dur-
advanced oscilloscope. ing the early 1970's is shown in Fig. 14. In this so-called "gain During this period, numerous examples of such true curcell,'' also described in Ref. 1, the differential signal currents rent-mode circuits were developed—having all inputs, out- $(1 + X)I_X$ and $(1 - X)I_X$ are reused at the collectors of Q_1/Q_2 puts, internal signals and control functions fully in current (which now act rather like cascodes) and the additional signal form. Mixed-mode signal-processing TN circuits using a comcurrents $I_{C3} = (1 - X)I_{Y}$ and $I_{C4} = (1 + X)I_{Y}$ were added in- bination of currents and voltages followed in the mid-1970s. phase to *I*_{C1} and *I*_{C2}. The current gain of this cell is In various low-cost rms-dc converters, exemplified by the An-

$$
G_{\rm I} = \left(1 + \frac{I_{\rm Y}}{I_{\rm X}}\right) \tag{11}
$$

somewhat higher bandwidth, partly because of the reuse of developments have led to rms-dc converters capable of accuthe input currents. It was easy to cascade several such cells rate operation up to 10 GHz, providing true-power (waveform across a supply voltage, without the need for the additional independent) measurement in such applications as radio frebias currents used in the circuit of Fig. 13, although the num- quency power amplifier control. ber of cells was limited by the available voltage. That struc- Translinear network techniques are also exploited in the ture—shown in the first example of a translinear circuit in design of low phase-noise quadrature voltage-controlled oscil-Figure 1—accumulates both current gain and peak output lators (VCOs) having a wide-range, current-controlled fre-

The first such multistage TL amplifier built on a 1.2 GHz pro- current capacity at each stage. In an early monolithic amplicess (1) exhibited a clean large-signal pulse response and a 20 fier, the 50 mA output currents were applied directly to a final cascode using a pair of discrete high-breakdown transistions have achieved GBW values of over 300 GHz. tors, with the collectors driving the CRT vertical plates in an

alog Devices AD536, the squarer-divider function was implemented in current-mode form, whereas the absolute-value function (which preceded the translinear core) and the lowpass filter (used to extract the mean value of the squared in-This was again a true current-mode amplifier and exhibited put) were performed in voltage mode (28). Recent translinear

Figure 13. Indefinitely-cascadable cur-

differential currents charge capacitors to generate the differ-
email transistor, from approximately 10^{-24} A to 10^{-11} A).
ential voltages that drive the opposite g_m cell in the loop. The collector current. Le bein ential voltages that drive the opposite g_m cell in the loop. The collector current, I_c , being proportional to $I_s(T)$ and Clearly, such circuits cannot be called current mode, because $\exp(T_s/T)$ would also vary enormousl

rent-mode core. In low-frequency instrumentation applications, translinear cells can be augmented by op-amps to force collector currents; but to realize the intrinsic speed of TL circuits, other types of interfaces are needed. The translinear
cross-quad, described later, is useful in this regard. that is, the transconductance of an ideal BJT is a linear func-
Reports of "poor accuracy" were sometimes

Reports of "poor accuracy" were sometimes noted by early experimenters with translinear current-mode circuits. These is widely known to be useful in general circuit design, it is were invariably due to a failure to appreciate the critical im-
absolutely pivotal to the translinea were invariably due to a failure to appreciate the critical im-
nortance of using well-matched, isothermal transistors, for The literature on BJT circuit design makes generous referwhich a monolithic technology was essential, implemented us-

fundamental starting point, namely, the relationship be- by forcing I_c and observing the resulting V_{BE} . (The amplifier

tween I_c and V_{BE} , which is the heart of the BJT. Figure 15 shows that this relationship can be viewed in reciprocal ways. In Fig. 15 the base-emitter junction of the transistor is driven by an applied voltage, V_{BE} , resulting in a collector current, $I_{\rm C}$:

$$
I_{\rm C} = A_{\rm E} J_{\rm S}(T) \exp(V_{\rm BE}/nV_{\rm T}) \eqno{(12)}
$$

where $A_{\rm E}$ is the emitter area and $J_{\rm S}(T)$ is the saturation current density. The factor *n* is the emission coefficient, generally close to unity (typically 1.001 to 1.01) for an analog-quality bipolar transistor operated in its normal forward active mode at moderate currents (over the range of, say, $I_c = 1$ nA to 1 mA, a ratio of one million). We are generally safe in assuming that *n* is constant over the working current range; its exact value is usually unimportant in TL synthesis.

The saturation current $I_S(T) = A_{\rm E} J_S(T)$ is a scaling parameter arising from a multiplicity of process-related quantities, including doping levels and profiles, and base thickness, as well as several fundamental constants, most notably, E_{GO} , the **Figure 14.** Current-mode gain-cell. **Figure 14.** Current-mode gain-cell. **Figure 14.** Current-mode gain-cell. **Figure 2.** directly, except at high temperatures; in practice, it is deduced through measurement of the V_{BE} of a transistor opquency. In one useful implementation of a dual-integrator erating at some collector current $I_C = I_R$ and temperature
loop, multi-tanh doublets are used to provide linear, program- $T = T_R$. It exhibits notorious temperature s loop, multi-tanh doublets are used to provide linear, program- $T = T_R$. It exhibits notorious temperature sensitivity, varying mable transconductance elements for frequency control. The by a factor of roughly 10^{13} from mable transconductance elements for frequency control. The by a factor of roughly 10^{13} from -55°C to $+125^{\circ}\text{C}$ (for a typical differential currents charge capacitors to generate the differ-
small transist

Clearly, such circuits cannot be called current mode, because $\exp(T_R/T)$, would also vary enormously if V_{BE} were held at a of the equal importance of both currents and voltages. Yet the fixed value. For example, applying of the equal importance of both currents and voltages. Yet the fixed value. For example, applying a fixed V_{BE} of 650 mV to a strict proportionality of the g_m to the control current is pre-
BJT having $I_0 = 5 \times 10^{$ strict proportionality of the g_m to the control current is pre-
cisely translinear. A further departure from the purity of the resumption $I_n \wedge t_0 \perp n$ and over this temperature range. It is there cisely translinear. A further departure from the purity of the
rorighal strictly TL loop concepts was the idea of introducing
fore hardly surprising that the early applications of discrete
fixed PTAT voltages within the l

$$
\frac{\partial I_{\rm C}}{\partial V_{\rm BE}} = g_{\rm m} = \frac{I_{\rm C}}{V_{\rm T}}\tag{13}
$$

portance of using well-matched, isothermal transistors, for The literature on BJT circuit design makes generous refer-
which a monolithic technology was essential implemented us-
ence to g_m ; however, it is not uncommon ing careful layout techniques. Even among contemporary de- still placed on the current gain, β , recalling the pre-monosigners of monolithic ICs, the importance of avoiding spurious lithic period in which discrete transistors could not be trusted sub-millivolt errors in metalization paths is still not fully ap- to have accurate and matching V_{BS} , or operate under isotherpreciated. mal conditions. Even today, translinearity is rarely presented as the key to comprehending the behavior of the majority of **TRANSLINEAR DESIGN PRINCIPLES** BJT circuits, in which the base-emitter voltage and collector current are the dominant parameters.

We next review the foundations of translinear design from a In Fig. 15 the transistor is operated in a reciprocal fashion

$$
V_{\rm BE} = nV_{\rm T} \log \frac{I_{\rm C}}{A_{\rm E} J_{\rm S}(T)}\tag{14}
$$

Using an alternative formulation (39):

$$
V_{\rm BE} \approx E_{\rm GE} - \frac{T}{T_{\rm R}} (E_{\rm GE} - V_{\rm BER}) + nV_{\rm T} \log \frac{I_{\rm C}}{I_{\rm R}} \eqno{(15)}
$$

band-gap voltage E_{GO} , and V_{BER} is the V_{BE} at a reference temperature T_R and current I_R . This important relationship comes ered at all and in which temperature effects are completely

represented by the triangle, usually realized by a simple emit- directly from fundamental considerations and is the basis of ter-follower or NMOS source-follower, ensures that I_c is inde-
the band-gap reference cell. Figure 17 shows the simulated pendent of the base current). In this case, the circuit "output" $V_{BE}(T)$ for a library transistor, over the extreme temperature (V_{BE}) is now a mild, almost-linear, function of temperature: range from -250°C to $+400^{\circ}\text{C}$; the slight curvature in $V_{BE}(T)$, an artifact not included in Eq. (15), is quite apparent in the simulated result. It is typically $+0/-2$ mV over the range -55° C to 125[°]C.

Translinear Loops

The interplay of current, voltage, and temperature is fundamental to transistor operation. Nevertheless, there exists an extensive class of circuits whose function depends on the use where E_{GE} is typically 1.15 V, slightly less than the intrinsic of currents as signals or functional variables. These can be band-gap voltage E_{GO} and V_{BEF} is the V_{BE} at a reference tem-
designed using methods

Figure 16. log(I_C) vs. V_{BE} at -55°C, 35°C and 125°C for an NPN

Figure 17. $V_{BE}(T)$ for an NPN Transistor $(A_E = 45 \mu^2)$ at $I_C = 10 \mu A$, 100 μA and 1 mA.

canceled and are comprised exclusively of BJTs arranged in In more sophisticated TL circuits, involving overlapping one or more closed loops of junctions, augmented by various loops of four, six, or more transistors, the cell function may be biasing means. Cells of this type are called *strictly TL,* or less readily apparent. Traditional analyses using full circuit just TL. equations, relating voltages and currents, become needlessly

can be viewed as a combination of the current-in/voltage-out Such factors include the temperature-dependent V_T (increassubcircuit of Fig. 16 driving the voltage-in/current-out subcir- ing by 0.33% /°C at $27\degree$ C) and the saturation current *I*_S. On cuit of Fig. 15. However, one does not generally think of the the other hand, they can be quickly understood when the current mirror in this fragmented way; rather, it is immedi- translinear principle is applied, making analysis simple and ately recognizable as a current-mode configuration. The base- direct. emitter voltage is of merely incidental interest and one intuitively understands that the output current will be scaled by **The Translinear Principle**

The simplest TL circuit is the current mirror (Fig. 18). It burdened with factors that do not appear in the final result.

the ratio of the emitter areas.

Numerous elaborations of BJT current mirrors can be

found in the literature (40). Note that it is not essential that

found in the literature (40). Note that it is not essential that

to

In a closed loop containing an even number of ideal junctions, arranged so that there are an equal number of clockwise-facing and counterclockwise-facing polarities, with no further voltage generations inside this loop, the product of the current densities in the clockwise direction is equal to the product of the current densities in the counterclockwise direction.

We will now provide a brief proof, based on the analysis of a general closed loop containing *N* junction devices. Figure 19 shows an example in which $N = 8$; the junctions are biased into forward conduction by some means.

The junction voltages, $V_{F,k}$, must algebraically sum to zero:

$$
\sum_{k=1}^{k=N}(-1)^k V_{\mathcal{F}k} = 0\tag{16}
$$

The *pn* junctions here will usually represent the base-emitter **Figure 18.** A Current Mirror: The Simplest Translinear-Loop (TL) terminals of the BJTs in the loop, so that each V_{Fk} is actually Cell. the *V*_{BE} of a transistor and the currents shown in each junc-

currents of differing device types may have significantly disparate temperature behavior. Given this need for symmetry, Eq. (18) can be stated as

$$
\prod_{\text{CW}} \frac{I_{\text{C}k}}{I_{\text{S}k}} = \prod_{\text{CCW}} \frac{I_{\text{C}k}}{I_{\text{S}k}} \tag{19}
$$

The saturation currents I_{Sk} are proportional to the effective emitter areas. We can replace I_{Sk} in Eq. (19) by factors of the form $A_k J_{S_k}$. Since the saturation current density J_{S_k} equally weights both sides of the equation, we are left with

$$
\prod_{\text{CW}} \frac{I_{\text{C}k}}{A_{\text{S}k}} = \prod_{\text{CCW}} \frac{I_{\text{C}k}}{A_{\text{S}k}} \tag{20}
$$

The ratios I_{C_k}/A_k are simply the current densities in each de-**Figure 19.** An Illustrative Translinear Loop. vice. Thus, we can write the *Translinear Principle* in its most compact form:

$$
\prod_{\text{CW}} J = \prod_{\text{CCW}} J \tag{21}
$$

which reads as in the verbal definition above. It is the eletion represent the collector currents, I_{C_k} (sometimes I_{E_k}). Ac- gance and simplicity of this principle, and the reliability with cordingly, we can replace V_{F_k} by the value given for V_{BE} in Eq. which it can be implemented in a modern analog IC process, (14): that renders it so powerful. It is also a rather wonderful manifestation of the underlying semiconductor physics and the carrier statistics that determine junction currents: the elimination of not only all the thermal sensitivities, the dependence on doping levels and absolute device size, but also the exponential function that so strongly characterizes junction The use of a separate I_s for each junction recognizes the possi-
*I*s behavior in the usual modes of operation suggest that Eq. (21)
*I*s for even be is perhaps the most fundamental relationship of all in BJT

junctions of the same polarity.
With this assumption and noting that the summation of a
series of logarithmic terms can be written as a product and
that zero may be written as $log(1)$, we can rewrite Eq. (17) as
that zero emitter-area ratio directly scales the current gain. Deliberate use of emitter area ratios is often helpful in reducing, or even eliminating, errors (most often, distortion) due to finite junction resistance; for example, carefully chosen nonunity ratios can improve the accuracy of an rms-dc converter for signals Now, every practical circuit will operate with $I_C/I_S \geq 1$. For of high crest factor, while leaving the scale-factor unchanged example, even at a collector current as low as 1 nA, this ratio (28). On the other hand, unwanted random deviations from a nominal emitter-area ratio can represent a significant practi-

component of I_S due to carrier injection from the emitter side-1. An even number of junctions in the loop. wall; also, other effects mitigate against a simple proportion-
2. An equal number forward-biased in the clockwise (CW) ality of I_s to the drawn emitter area in an IC layout. of times, rather than by altering either the length or width of Any mix of junction devices of different polarities, such as the emitter. In TL schematics, the small letter "e" beside an *npn* and *pnp* transistors, including SiGe heterojunction bipo- emitter is sometimes used to show the use of a unit emitter, lar transistors (HBTs), or even Schottky diodes may be used, whereas multiple repetitions of this unit emitter are shown provided they appear in opposing pairs, since the saturation as 2e, 4e, and so on. Consolidating the emitter areas into a

$$
\sum_{k=1}^{k=N} (-1)^k n V_{\rm T} \log \frac{I_{Ck}}{I_{Sk}} = 0 \tag{17}
$$

bility that the junctions may have different areas or even be is perhaps mode as different device types (for example a mixture of circuits. made as different device types (for example, a mixture of *npn* and *pnp* transistors). The quantity nV_T appears in all terms; we can generally assume that it is equal for isothermal **Effect of Emitter-Junction Area**

$$
\prod_{k=1}^{k=N} \left(\frac{I_{\text{C}k}}{I_{\text{S}k}}\right)^{(-1)^k} = 1\tag{18}
$$

will typically be $>10^6$ at 27°C. Thus, for the product to remain unity while maintaining sensible operating currents, there cal limit to the accuracy of TL cells. must be **In a small-geometry transistor**, there will be a significant

-
-

composite term, we find

$$
\prod_{\text{CW}} \frac{1}{A_k} \prod_{\text{CW}} I_{\text{C}k} = \prod_{\text{CCW}} \frac{1}{A_k} \prod_{\text{CCW}} I_{\text{C}k} \tag{22}
$$

hence

$$
\prod_{\text{CW}} J = \lambda \prod_{\text{CCW}} J \tag{23}
$$

where λ , the area-ratio factor, has the value **Figure 20.** A Simple TL Multiplier/Divider.

$$
\lambda = \frac{\prod_{\text{CW}} A_k}{\prod_{\text{CCW}} A_k} \tag{24}
$$

Unintentional errors in the effective emitter area ratios are caused by random variations in junction doping (affecting J_s) It is not necessary for all the emitters to be fabricated with and in the delineation of the emitter (affecting A_k). Mis-identical areas for the overall scaling to be unity. For exammatches can also be caused by thermal gradients on the chip. ple, one could choose $A_1 = 1, A_2 = 6, A_3 = 2, A_4 = 3$, which V_{BE} varies by about -2 mV/°C, and 2 mV is equivalent to an still yields $\lambda = 1$. A common use of unequal areas is in minemitter-area ratio mismatch of 8% [that is, $\exp(2 \text{ mV}/26)$ imizing errors caused by the junction resistance using devices $mV = 1.08$, so small variations in temperature can cause having sizes in close approximation to the nominal currents. significant errors in TL circuits. For example, the heat from Often, the overall scaling factor needs to be something other a power output stage in a mixed-function chip will generate than unity. A significant limitation to the use of large values both fixed and signal-dependent thermal gradients, which of λ in this particular cell is the effect of base currents due to

High-accuracy monolithic circuits invariably use a symmetrical layout in which critical pairs of transistors are crossconnected in quads. This practice is even more important in **Multiple TL Loops** TL circuits. In the well-known six-transistor multiplier, a re-
sidual V_{BE} mismatch of only 20 μ V—equivalent to roughly is no limit to how many loops may overlap in a cell. The

lent to a $5 \mu V V_{BE}$ offset around each of the two overlapping
loops in the function is now less apparent because the cur-
loops in the function is now less apparent because the cur-

$$
J_1 J_2 = J_3 J_4
$$
ccw

$$
I_4=\frac{I_1I_2}{I_3}\qquad \qquad (25)
$$

when

$$
A_1A_2 = A_3A_4
$$
 that is, $\lambda = 1$

may affect operation of a TL core function. finite beta; this can be addressed by various topological en-
High-accuracy monolithic circuits invariably use a sym-
hancements.

sidual V_{BS} mismatch of only 20 μ V—equivalent to roughly
is no limit to how many loops may overlap in a cell. The
one-hundredth of a degree Celsius—will result in parabolic Translinear Principle (TLP) stated in Eq

loops, but the function is now less apparent, because the cur-
The deliberate use of emitter-area ratios is readily illus-
rent in Q_z is shared by the two loops. Devised in the early The deliberate use of emitter-area ratios is readily illus-
trated by one of the earliest TL circuits, the one-quadrant 1970s this was one of several cells often used as an excellent 1970s, this was one of several cells often used as an excellent multiplier/divider cell shown in Fig. 20. If we neglect base didactic example of the remarkable functional sophistication currents, it is apparent from Eq. (21) that that could be elicited from just a few transistors; these examples also amply demonstrated the power of TLP to rapidly reveal the behavior of TL cells.

We might try to determine the function of this cell by noting that when I_Y is zero, Q_3 , Q_4 , and Q_6 are nonconducting, thus whereas Q_1 , Q_2 and Q_5 , Q_7 form an extended current mirror; thus I_W will just be a linear replication of I_X . Likewise, when I_X is zero, Q_1 , Q_2 , and Q_5 are nonconducting, whereas Q_3 , Q_4 and Q_6 , Q_7 act as a current mirror and simply replicates I_Y . It is not immediately obvious, however, what happens when both I_X and I_Y are applied. Using TLP the full analysis is so gant, translinear approach. The inputs to this cell must be easy that such beating-around-the-bush is quite unnecessary. currents. Since to this day most signals outside of an IC re-Applying TLP to Loop *A*: main in the voltage domain, conversion of the inputs current

$$
\begin{array}{l} I_{X}I_{X}=wI_{W}I_{W}\\ {\rm ccw} \\ \end{array} \tag{26}
$$

$$
I_{Y}I_{Y} = (1 - w)I_{W}I_{W}
$$
\n
$$
C_{\rm CW}^{\rm CW}
$$
\n(27)

$$
I_W = \sqrt{(I_X^2 + I_Y^2)}
$$
 (28)

that is, the circuit performs the vector-summation function.

This simple two-dimensional processor can be readily ex-

tended to generate the three-dimensional vector sum (the cu-

tended to generate the three-dimensiona $\sqrt[m]{\sum F_K^n}$, for $m > 2$, can be realized by adding further diode-
connected transistors in the vertical branches.

In a modern BJT technology an accurate solution can be
accomplished within the connect of a very runnentary
available within less than a nanosecond, and even in a micro-
processor-rich culture this simple cell deserves co where real-time processing is required. A solution based on *digital-signal-processing* (DSP) could perhaps be more accurate, if the basic signal sources and the associated A/D and D/A operations were impeccable, but it could not be as fast. There are applications for vector summation in modern communications systems where this rapid response is valuable.

This is a one-quadrant vector summing circuit, that is, I_X , $I_Y > 0$. Frequently, this function is required to operate in all $I_Y > 0$. Frequently, this function is required to operate in all that is, it continuously computes the ratio of each input in the four quadrants, for example, in finding the radius amplitude array to the sum of all the in of a pair of bipolarity in-phase and quadrature (*I* and *Q*) sig-
nals. This can be achieved using a different, but equally ele-
tain practical details (not included in Fig. 23) the inputs can

Figure 21. A TL Cell Containing Two Loops. commercial ICs.

form is needed. Furthermore, these currents flow from the supply, which implies the use of p-type (pnp or PMOS) transistors in a single-supply context. Finally, I_W will usually be where *w* is a temporary variable (see figure). For Loop *B* converted back to a voltage, which may require the use of a p-type mirror. The potential accuracy and speed of the basic translinear core may thus quickly become compromised by the auxiliary circuitry. This cell can be embedded into a extended framework, using feedback amplifiers to preserve ac-Adding these two equations and solving, we immediately find curacy. A translinear cross-quad can be very effective in bridging the gap between voltage-mode and current-mode signals while maintaining high accuracy and bandwidth (41) .

Figure 22 shows two more examples of dual-loop vector-

cluded in the first published paper on translinear techniques (21). Here again, the remarkable processing power that can be accomplished within the confines of a very rudimentary

$$
I_{\text{out_}k} = I_{\text{E}} \frac{I_{\text{in_}k}}{\sum_{j=1}^{j} I_{\text{in_}j}}
$$
(29)

array to the sum of all the inputs and then multiplies the tain practical details (not included in Fig. 23) the inputs can span a dynamic range of 80 dB and generate the solution within nanoseconds.

This sophisticated analog computation proceeds in an extraordinarily compact fashion, being mediated through little else than the wire connecting all the emitters together. An IC embodiment of this cell (43) provided a 16-wide input, expandable without limit through three expansion pins. Using a simple modification, the IC also provided the alternative function

$$
I_{\text{out_}k} = I_{\text{E}} \frac{I_{\text{in_}k}}{\max(I_{\text{in_}j})}
$$
(30)

which results in one of the I_{OUT} values always being at fullscale $(I_{\rm E})$, whereas the mode shown in Eq. (29) results in a peak output dynamic range of *M* : 1. As might be expected, multiple-loop TL cells have significant potential in executing the near-instantaneous solution of simultaneous equations having a large number of variables. Numerous examples of such highly compact "equation solvers" have been envisaged over the years and are routinely utilized in contemporary

Figure 22. TL Cells for Two-Quadrant Vector-Difference (left) and Vector-Sum (right).

The concept of variables embedded in chained products of cur-
 $\frac{1}{2}$ in a loop, when the governing equation becomes rent having the dimension of $(Amps)^M$, where $M = N/2$ is the number of junctions in each (CW and CCW) direction, is somewhat counterintuitive. An alternative way of thinking

cess on which the devices are made (with appropriate reservations about matching device structures), or the operating temperature, since the nV_T factors canceled in Eq. (18) and the basic I_s factors in Eq. (20). These general expectations It follows that if a temperature-stable function is desired, V_L about ratiometric behavior have been proven reliable over a must be PTAT (proportional to ab

$$
\frac{I_{\text{out}_1}}{I_{\text{in}_1}} = \dots \frac{I_{\text{out}_k}}{I_{\text{in}_k}} = \dots \frac{I_{\text{out}_M}}{I_{\text{in}_M}}
$$
(31)

The Ratiometric Viewpoint **COVIDENT** casionally even useful, to include one or more voltage sources

$$
\sum_{k=1}^{k=N} V_{\rm T} \log \frac{I_{\rm Ck}}{I_{\rm Sk}} = V_{\rm L}
$$
 (32)

about TL loop behavior is in terms of the current ratios be-
tween junctions taken in opposing pairs. These are dimen-
sionless and often within an order of magnitude of unity (0.1
to 10).
Indeed, the great practical valu

$$
\lambda' = \lambda \exp \frac{2V_{\rm L}}{NV_{\rm T}} \tag{33}
$$

about ratiometric behavior have been proven reliable over a must be PTAT (proportional to absolute temperature). A prac-
wide range of circumstances. Such a view is readily applied tiesl use of such a voltage is to pull o wide range of circumstances. Such a view is readily applied tical use of such a voltage is to null out the V_{BE} mismatch in to the array normalizer of Fig. 23, where $\frac{1}{2}$ a TL loop where this would degrade accuracy a TL loop where this would degrade accuracy. These mismatches amount to much less than 100 μ V in a modern BJT process, using appropriate layout techniques, which is another way of saying that the emitter area ratio of critical pairs can be held to within better than $\pm 0.4\%$. Nevertheless, this but it is equally applicable to the single loop cells shown in
Figs. 10, 11 and 13 by taking the junctions in opposing pairs,
with due regard for the junction area. In basic TL circuits,
this strict ratiometric behavior a ing the factor λ , by introducing a V_L of up to $\pm 200 \mu V$, using synchronous demodulation techniques to measure minuscule levels of distortion (-120 dBc) .

> In an alternate design approach, one may rely solely on correct-as-fabricated devices, using extensive interdigitation of transistors to minimize statistical fluctuations in the effective value of λ . This has the advantage of requiring no trimming and further reduces the sensitivity to on-chip thermal gradients and stress-induced errors (particularly those due to post-packaging stress). On the other hand, this approach will usually consume more chip area and may result in reduced bandwidth from the much higher parasitic capacitances of the large transistors and their lower current densities.

It is often possible to use a short length of the aluminum interconnect as an approximately PTAT resistor of a few ohms to generate the needed correction voltage when driven **Figure 23.** An Infinitely-Expandable Analog Array Normalizer. by a temperature-stable current. This has a temperature coef-

ficient of roughly 3900 ppm/ \degree C, which makes it almost right for this purpose. Alternatively, it is a simple matter to generate a PTAT voltage using a ΔV_{BE} cell for this purpose, as is utilized in the AD734. An example of the use of an inserted voltage used to bring about a much larger change in circuit function is shown in Figure 22. Here, the current-gain G_I of a somewhat-elaborated mirror, using complementary transistors, can be altered over a wide range by the voltage V_{G} :

$$
G_{\rm I} = A \exp \frac{V_{\rm G}}{2V_{\rm T}} \tag{34}
$$

This complementary bipolar (CB) cell conveniently provides a differential pair of nodes, of moderately high impedance, at which to apply the control voltage, V_{G} . Using CB cells of alternating polarity, a simple wideband current-mode variablegain amplifier can be built.

There has been considerable recent interest in so-called *log-domain* filters (16), which seek to advantageously exploit the bipolar transistor's unique exponential properties. In the work described by Perry and Roberts (17), the cell shown in
Figure 25. A Linear-in-dB Current-Programmable Gain-Cell.
Fig. 24 is used as for the *log* and *antilog* operations. In another approach, Seevinck (44) adapts the basic multiplier/divider cell shown in Fig. 10. Log-domain filters are attractive

inserted voltage is used to strongly modify the cell function.
 I_{C_1} is forced to I_0 —a primary bias current, which is PTAT—by

the emitter follower (or NMOS device) Q_2 . I_G is a gain-control

current, which sho R_B serves only to ensure that Q_2 is always biased and absorbs the nonconstant I_G . The inserted voltage in this case is V_G , Mixed **TL and TN Cells** generated across the resistor R_G , which lowers the collector Strictly translinear (TL) subcells can be combined with current of Q_3 : translinear network (TN) subcells in numerous ways. In the

$$
I_{\text{C3}} = A I_0 \exp(-V_{\text{G}}/V_{\text{T}})
$$
\n
$$
(35)
$$

because they offer an alternative to the use of the linear

transductors needed in g_m/C filters, which are complicated by

the additional requirement that the g_m must invariably be

programmable to effect tuning (in a μ A/dB. Several gain cells can be driven from the same basic

variable-gain amplifier (VGA) shown in Figure 26, Q_1-Q_4 form a translinear cross-quad (41). Here, *pnp* devices are used for Q_1/Q_2 and *npn* devices for Q_3/Q_4 . The input current I_{in} < I_0 modulates the collector currents. Tracing the build-up of

Figure 24. A Voltage-Programmable Current-Mirror. **Figure 26.** A Mixed TN/TL Structure: A Voltage-Input/Output VGA.

currents of Q_5/Q_6 at low frequencies, we find that $r_{\rm in}$ = closed-form equation for I_c as a function of $V_{\rm BR}$. $4kT/\beta qI_0$, or approximately 1 Ω at $I_0 = 1$ mA. Thus, the input The effect of the junction resistances on cell behavior are

with Fig. 10), completed by the addition of the transconduc-
tance pair Q_5 , Q_6 . Using simple current-to-voltage conversion, anted completely. On the other hand, the six-transistor fourtance pair Q_5 , Q_6 . Using simple current-to-voltage conversion, nated completely. On the other hand, the six-transistor four-
the overall structure can be viewed as a linear VGA, whose quadrant multiplier cell can be the overall structure can be viewed as a linear VGA, whose quadrant multiplier cell can be designed to exhibit essentially
numerical gain is readily shown to be
 $\frac{1}{2}$ are odd-order distortion even in the presence of ve

$$
G = \frac{I_{\rm G} R_{\rm G}}{I_0 R_X} \tag{36}
$$

shifting for the output pair. Note also that the cell Q_3 - Q_4 - Q_5 - as well as its current and temperature dependence.
 Q_2 preserves the desirable beta-immune form By adding a The value of bipolar translinear circu second output pair and a suitable interface for the second in-

when I_S is defined in accordance with generally agreed model- since been removed. ing practices. Base-width modulation increases I_c by the fac-
tor $(1 + V_{BC}/V_{AF})$, where V_{AF} is the forward Early voltage. analog multiplication. Once a very important general chal-

$$
I_{\rm C} = \left(1 + \frac{V_{\rm BC}}{V_{\rm AF}}\right) I_{\rm S}(T) \exp\frac{V_{\rm BE}}{nV_{\rm T}}\tag{37}
$$

$$
V_{\rm BE} = nV_{\rm T} \log \frac{I_{\rm C}}{I_{\rm S}(T)(1 + V_{\rm BC}/V_{\rm AF})}
$$
(38)

width modulation. Rather, it results in a V_{BE} which is now a mixture of linear and logarithmic terms: **BIBLIOGRAPHY**

$$
V_{\text{BE}} = V_{\text{T}} \log \frac{I_{\text{C}}}{I_{\text{S}}(T)} + I_{\text{C}} \left(\frac{r_{\text{BB'}}}{\beta} + r_{\text{EE'}} \right) \tag{39}
$$

 V_{BE} 's through these four transistors from the input node back where β is the appropriate value for the current gain, and is to the ground node, we find that they fully cancel. [This is not a function of I_c , V_{CB} , frequency, temperature and production exactly true when finite current gain $\beta(\omega)$ is taken into ac- tolerances. As evidence of the complications that r_{BR} introcount, but it is a good approximation.] If we neglect the base duces into TL analysis, note that one can no longer write a

voltage V_X is accurately converted to the current $I_X = V_X/R_X$ capricious. In four-transistor two-quadrant multipliers (varieven for quite small values of R_X (say, 50 Ω). able-gain cells) they introduce odd-order distortion, which can The currents in Q_3 and Q_4 have exactly the required form vary strongly with the gain. This distortion can be made to to act as the input pair to a linear multiplier (compare this vanish at one specific value of gain to act as the input pair to a linear multiplier (compare this vanish at one specific value of gain by the judicious use of with Fig. 10), completed by the addition of the transconduc-
emitter area sizing (determining r_{pp} zero odd-order distortion even in the presence of very large ohmic errors (2).

Thus, ohmic errors are not readily quantified in general terms. Analysis is complicated by the fact that $r_{BB'}$ is current and temperature dependent: the subemitter portion of r_{BB} This scheme integrates the required high-linearity, wideband typically increases by about 1% /°C, whereas the extrinsic por-
voltage-current conversion step with the predistorting de-
tion has a temperature coefficient voltage-current conversion step with the predistorting de-
vices (Q_3, Q_4) , while the V_{BE} 's of Q_1/Q_2 usefully provide level-
shifting for the output pair. Note also that the cell Q_3 - Q_4 - Q_5 - Q_6 - Q_7 as we

 Q_6 preserves the desirable beta-immune form. By adding a The value of bipolar translinear circuits is now well estab-
second output pair and a suitable interface for the second in-lished. The voltage-controlled current put variable a four-quadrant multiplier can be realized. which is captured in the notion of "translinearity," is a more useful one than the older idea of a current-controlled current Effect of Device Nonidealities source (the beta view) in a modern monolithic context. Many of the limitations and obstacles that once stood in the way of The reference value of V_{BE} usually assumes a V_{BC} of zero, actually realizing the full potential of these cells have long

analog multiplication. Once a very important general chal-Thus, the basic equations need to be amended, to read lenge, this function is now more likely to be found in various specialized forms. Multipliers are used in RF power management (29,45), modulation–demodulation, and gain-control applications at frequencies up to 30 GHz. There are few alternatives to translinear techniques where speed and high accuracy are required. Heterojunction transistors, often used
in these high-speed applications, also conform to the translinear principle; thus, all of the cell concepts developed for homo*junction transistors are fully realizable in HBT form.*

Operating in subthreshold, MOS transistors are also For high-frequency transistors, V_{av} is generally quite low. To
minimize errors, devices should be biased in *pairs*, so that appabilities of a given technology. This mode of operation may
the V_{cs} effects cance

1. B. Gilbert, A new wideband amplifier technique, *IEEE J. Solid-State Circuits,* **SC-3** (4): 353–365, 1968.

- 2. B. Gilbert, A precise four-quadrant multiplier with subnanosec- 26. J. O. Voorman, Analog integrated filters, *Eur. Solid-State Circuits* ond response, *IEEE J. Solid-State Circuits,* **SC-3** (4): 365–373, *Conf. Rec.,* 1985, pp. 292–292C. 1968. 27. H. Tanimoto et al., Realization of a 1-V active filter using a lin-
- *tron. Lett.,* **11** (1): 14–16; errata: **11** (6), 136, 1975. pairs, *IEEE J. Solid-State Circuits,* **26**: 937–945, 1991.
- 4. E. Seevinck, *Analysis and Synthesis of Translinear Integrated Cir-* 28. B. Gilbert, A monolithic RMS-DC converter with crest-factor com*cuits,* Ser. Stud. Electr. Electron. Eng., Amsterdam: Elsevier, pensation, *ISSCC Dig. Tech. Pap.,* 1976, pp. 110–111.
- *Design: The Current-Mode Approach,* IEE Circuits Syst. Ser., Lon- 1977. don: Peter Perigrinus, 1990, Vol. 2. 30. B. Gilbert, High-accuracy vector-difference and vector-sum cir-
- 6. B. E. Andersen, The 'multi-tanh' technique for linearizing the cuits, *Electron. Lett.,* **12** (11): 293–294, 1976.
-
- 8. S. Gold, A programmable continuous-time filter, M.Sc. thesis, San Diego, CA, 1988.
Boston University, Boston, 1988.
- 9. B. Gilbert, Circuits for the precise synthesis of the sine-function, generation, *IEEE J. Solid-State Circuits,* **SC-6** (1): 45–55, 1971.
- 10. B. Gilbert, The multi-tanh principle: A tutorial overview, *IEEE J. Solid-State Circuits*, **SC-19** (6): 956–963, 1984.
J. Solid-State Circuits, **33** (1): 2–16, 1998.
- ers, *EDN* , pp. 289–299, October 18, 1984. *Circuits,* **SC-17** (6): 1179–1191, 1982.
- 12. B. Gilbert, A low-noise wideband variable-gain amplifier using an
interpolated ladder attenuator, *IEEE ISSCC Tech. Dig.*, 1991, pp.
280–281, 330.
13. Moller et al., 13 Gb/s Si-bipolar AGC amplifier IC with high gain
a
-
-
- n. Tu et al., A packaged broadband monofilme variable gain am-
plifier implemented in AlGaAs/GaAs HBT technology, IEEE Gal.
lium Arsenide Integr. Circuits Symp. Tech. Dig., 1995, pp. (Lett.), 55: 96–97, 1967.
197–200.
-
-
-
-
-
-
-
- 23. B. Gilbert, Design considerations for active BJT mixers, in G.

Machado (ed.), Low-power HF Microelectronics; A Unified Approach, London: IEE Circuits and Systems, 1996, Ser. 8, Ch. 23,

Analog Devices Inc. pp. 837–927.
- 24. B. Gilbert, IF amplifiers for monolithic bipolar communications systems, *EPFL Electron. Lab. Adv. Eng. Course RF Des. Wireless* **TRANSLINEAR CIRCUITS.** See ANALOG INTEGRATED CIR- *Commun. Syst.,* Lausanne, 1996.
- 25. P. G. Van Lieshout and R. Van de Plassche, A monolithic wide-
 CUITS. CUITS. See Represent a property that he high gain range and low dis. **TRANSMISSION ELECTRON MICROSCOPES.** See band variable-gain amplifier with a high gain range and low distortion, *ISSCC Tech. Dig.*, 1996, pp. 358–359. ELECTRON MICROSCOPES.

-
- 3. B. Gilbert, Translinear circuits: A proposed classification, *Elec-* earization technique employing plurality of emitter-coupled
	-
- 1988.

1988. 29. B. Gilbert, Novel method for amplitude measurement of signals

29. B. Gilbert, Novel method for amplitude measurement of signals

29. B. Gilbert, Novel method for amplitude measurement of signals

29. B. G up to microwave frequencies, *Electron. Lett.*, **13** (4): 107-108,
	-
- transconductance of emitter coupled pairs, M.Sc. thesis, Wash-
ington State University, Seattle, 1978.
7. W. Mack, Wideband transconductance amplifiers, M.Sc. thesis. 22. B. Gilbert Monogauge polineer singuits head on the
	- W. Mack, Wideband transconductance amplifiers, M.Sc. thesis, 32. B. Gilbert, Nanopower nonlinear circuits based on the translinear
University of California, Berkeley, 1979.
pinciple, Workshop on Hardware Implement. Neural
- Boston University, Boston, 1988.

9. B. Gilbert, Monolithic analog READ-ONLY memory for character

9. B. Gilbert, Circuits SC-6 (1): 45–55, 1971
	- *Electron. Lett.,* **¹³** (17): 506–508, 1977. 34. B. Gilbert, A monolithic 16-channel analog array processor, *IEEE*
- J. Solid-State Circuits, 33 (1): 2-10, 1990.
35. B. Gilbert, A monolithic microsystem for the analog synthesis of
11. B. Gilbert et al., Build fast VCAs and VCFs with analog multipli-
trigonometric functions and their inve
	-
- and wide dynamic range for optical-fiber receivers, *IEEE J. Solid-* Ser. Des. Eng., Stoneham, MA: Butterworth-Heinemann, 1991, *State Circuits*, **29** (7): 815–822, 1994. Ch. 19. Ch. 19. Ch. 19. Ch. 19. Ch. 19. Ch. 19. Ch.
- 14. T. Masuda et al., 40 Gb/s analog IC chipset for optical receiver
using SiGe HBTs, IEEE ISSCC Tech. Dig., 1998, pp. 314–315.
15. R. Yu et al., A packaged broadband monolithic variable gain am-
16. R. Yu et al., A packag
	-
	-
	-
- 16. R. W. Adams, Filtering in the log domain, 63rd AES Conf., New $\footnotesize{36}$ and D. G. Haigh (eds.), Analogue IC Design: The Current-Mode are three to the states of the states of the states of the states of the states of
	-
	-
	-

462 TRANSMISSION USING CHAOTIC SYSTEMS

TRANSMISSION FORMULA, FREE-SPACE TRANS-

MISSION. See FRIIS FREE-SPACE TRANSMISSION FORMULA. **TRANSMISSION IMPAIRMENT MITIGATION.** See DIVERSITY RECEPTION.

- **TRANSMISSION LINE.** See SLOT LINE COMPONENTS.
- **TRANSMISSION LINE FAULT LOCATION.** See FAULT LOCATION.
- **TRANSMISSION LINE RESONATORS.** See CAVITY RES-ONATORS.
- **TRANSMISSION LINES.** See FINLINES.
- **TRANSMISSION LINES, HIGH-FREQUENCY.** See HIGH-FREQUENCY TRANSMISSION LINES.
- **TRANSMISSION LINE SOLUTION METHODS.** See SMITH CHART.
- **TRANSMISSION LINES, POWER.** See POWER TRANSMIS-SION LINES.

TRANSMISSION LINES, STRIPLINES. See STRIPLINES. **TRANSMISSION NETWORKS.** See POWER TRANSMIS-

SION NETWORKS.

- **TRANSMISSION NETWORKS, DC.** See DC TRANSMIS-SION NETWORKS.
- **TRANSMISSION OF AC POWER.** See AC POWER TRANSMISSION.
- **TRANSMISSION, RADIOWAVE.** See RADIOWAVE PROPA-GATION GROUND EFFECTS.