THRESHOLD LOGIC

Threshold gates are based on the so-called majority or threshold decision principle, which means that the output value depends on whether the arithmetic sum of values of its inputs exceeds a *threshold.* The threshold principle is general itself and conventional simple logic gates, such as AND and OR gates, are special cases of threshold gates. Thus, threshold logic can treat conventional gates as well as threshold gates in general, in a unified manner.

For many years logic circuit design based on threshold gates has been considered an alternative to the traditional logic gate design procedure. The power of the threshold-gate design style lies in the intrinsic complex functions implemented by such gates, which allow system realizations that require fewer threshold gates or gate levels than a design with standard logic gates. More recently, there has been increasing interest in threshold logic because a number of theoretical results show that polynomial-size bounded level networks of threshold gates can implement functions that require unbounded level networks of standard logic gates. In particular, important functions such as multiple addition, multiplication, division, or sorting can be implemented by polynomial-size threshold circuits of small constant depth. Threshold-gate networks have been found to be also useful in modeling nerve networks and brain organization, and with variable threshold (or weights) values they have been used to model learning systems, adaptive systems, self-repairing systems, pattern-recognition systems, etc. Also, the study of

algorithms for the synthesis of threshold-gate networks is important in areas such as artificial neural networks and machine learning.

The article has three well differentiated sections. First, a basic section deals with definitions, basic properties, identification, and complementary metal-oxide-semiconductor (CMOS) implementation of threshold gates. The second section is dedicated to the synthesis of threshold gate networks, from those for specific (and very well-studied) functions such as symmetric or arithmetic functions to general procedures for generic functions. Finally, the third section describes the specific application of threshold logic for the analysis and im-
specific application of threshold logic for the analysis and implementation of median and stack filters. **Figure 1.** Separation of points of *f* by a hyperplane.

A *threshold gate* (TG) is defined as a logic gate with *n* input
variables, x_i ($i = 1, ..., n$), which can take values 0,1 and for
which there is a set of $n + 1$ real numbers w_i , w_i , w_i , w_j which there is a set of $n + 1$ real numbers w_1, w_2, \ldots, w_n logical function $f(x_1, x_2, x_3) = x_1x_2 + x_1x_3$. This switching func-
and T called weights and threshold respectively such that tion can be equally represented

$$
f = \begin{cases} 1 & \text{for} \quad \sum_{i=1}^{n} w_i x_i \ge T \\ 0 & \text{for} \quad \sum_{i=1}^{n} w_i x_i < T \end{cases} \tag{1}
$$

A majority gate is defined as a logic gate with *n* input vari-
ables, ξ_i ($i = 1, ..., n$), and a constant input ξ_0 , which can
take values +1, -1 and for which there is a set of real num-
bers $w_0, w_1, w_2, ..., w_n$, called

$$
f = \begin{cases} +1 & \text{for} \quad \sum_{i=0}^{n} w_i \xi_i \ge 0\\ -1 & \text{for} \quad \sum_{i=0}^{n} w_i \xi_i < 0 \end{cases} \tag{2}
$$

threshold gate $[w_1, w_2, \ldots, w_n; T]$ have identical logical operations provided that the relation $\xi_i = 2x_i - 1$ is employed and that *T* is given by

$$
T = \frac{1}{2} \left(\sum_{i=1}^{n} w_i - w_0 \xi_0 \right)
$$

(**a**) As a corollary to this statement, it can be easily shown that the class of all threshold functions is equivalent to the class **Figure 2.** Threshold gate symbols: (a) all weights equal to 1; (b) of all majority functions. Henceforth, we will not differentiate weights not equal to 1.

THRESHOLD AND MAJORITY GATES
between a majority function and a threshold function as far

and T, called weights and threshold, respectively, such that tion can be equally represented as the majority gate [2, 1, 1;
the output of the gate is $\begin{array}{c} -2 \text{ provided that binary values } +1 \text{ and } -1 \text{ are correlated to} \\ 1 \text{ and } 0 \text{, respectively.} \end{array}$

However, it is important to note that nowadays the term *majority gate* is specifically employed for a subset of the gates defined by (1) or (2). They are $2n + 1$ input gates that generate a binary 1 when more than *n* inputs are at binary 1. Because the definition of a threshold function is in terms of lin-A function represented by the output of a threshold gate, de-
noted by $f(x_1, x_2, \ldots, x_n)$, is called a threshold function. The with *n* inputs can be seen as a hyperplane cutting the Boolean
set of weights and threshold c *n*-cube. It evaluates a function f in the sense that $f^{-1}(1)$ lies pact vector notation by $[w_1, w_2, \ldots, w_n; T]$. on one side of the plane and $f^{-1}(0)$ on the other. An example A *majority gate* is defined as a logic gate with *n* input vari-

bers $w_0, w_1, w_2, \ldots, w_n$, called weights, such that the output does not have any symbol for a TG with weights other than of the gate is:
1. It is clear that a symbol for that gate can be built by tying together several inputs (a weight of w_i for the input x_i can be obtained by connecting x_i to w_i gate inputs) but it can result in a cumbersome symbol, so we will use the nonstandard symbol of Fig. 2(b) for TGs with generic weights.

Basic Useful Properties of Threshold Functions

A function represented by the output of a majority gate, de-
noted by $f(\xi_1, \xi_2, \ldots, \xi_n)$, is called a majority function. Analo-
gously to the threshold function, a majority function. Analo-
gously to the threshold func

A function $f(x_1, x_2, \ldots, x_n)$ is *positive* in x_i if and only if there is a sum-of-product expression for f in which \bar{x} does not appear. It can be shown that if f is positive in x_i , then whatever the \bar{x}_i residue of f , $f_{\bar{x}_i}(x_1, x_2, \ldots, x_n) = f(x_1, x_2, \ldots, x_i)$ 0, . . ., x_n), is 1, the x_i residue of f , $f_{x_i}(x_1, x_2, \ldots, x_n) = f(x_1, x_2, \ldots, x_n)$ $x_2, \ldots, x_i = 1, \ldots, x_n$, is also 1. This is, $f_{\bar{x}_i}(x_1, x_2, \ldots, x_n)$ implies $f_{x_i}(x_1, x_2, \ldots, x_n)$, or $f_{\bar{x}_i} \to f_{x_i}$, where \to is the symbol for logical implication.

A function $f(x_1, x_2, \ldots, x_n)$ is *negative* in x_i if and only if there is a sum-of-product expression for f in which x_i does not appear. It can also be shown that f is negative in x_i if and only if $f_{x_i} \to f_{\bar{x}_i}$.

A function is *unate* if and only if it is negative or positive in each of its variables. Now let us enunciate some properties of threshold functions:

- Property 1. All threshold functions are unate. There are many unate functions that are not threshold functions.
- Property 2. The weights associated with variables in which the function is positive (negative) are positive (negative).
- Property 3. Any threshold function can be realized with
- positive weight and threshold values if inversion is available.

The first two properties are important for the implementation ization by an element with only positive weights. of a procedure for identifying threshold functions, an essential task when a threshold-gate design style is adopted. Determin- **Threshold-Function Identification** termining whether it can be realized by a TG. So first the
function is checked for unateness. If it is not a unate function
then it is not a threshold function either. Moreover, during
from the truth table and solving it.

tions. The meaning of the arrow labeled with 1 is that if $f(x_1,$ and only if $a_i \le b_i$ $(i = 1, 2, ..., n)$. Given a set of assign-
 $x_2, ..., x_n$ is a threshold function defined by $[w_1, w_2, ...,$ ments $\{A_1, A_2, ..., A_k\}$, those A_i fo old function defined by $[-w_1, -w_2, \ldots, -w_n; 1 - T]$. If a line minimal assignments are those A_i for which there is no original set of w_1 , w_2 , \ldots , w_n , $1 - T$]. If a line minimal assignments are those A_i for whi

Figure 3. Elementary properties of threshold functions. which *f* is negative.

f is a threshold function represented by the vector $[2, 1, -2, 0]$

integer weight and threshold values.
Figure 4. Examples of a straightforward procedure for threshold Property 4. Any threshold function can be realized with function identification.

tively complementing the inputs it is possible to obtain a real-

then it is not a threshold function either. Moreover, during from the truth table and solving it. If any solution exists, the
the checking for unateness, variables are classified into posi-
function is a threshold functio

function can be realized as a threshold element, then by selec-
pending on n variables, each assignment for which the func-
pending on n variables, each assignment for which the function evaluated to 1 is called a *true assignment* and each one for which the function is 0 is called a *false assignment.*

The procedure has the following steps:

- 1. Determine whether the function *f* is unate. If not, the function is not a threshold function and the procedure finishes.
- 2. Convert the function *f* into another one *g*, positive in all its variables by complementing every variable for

X_1	X_2	X_3	$h(x_1, x_2, x_3)$	Unateness checking not passed (1)		
				X_2	X_3	$h_{\bar{x}_1}(x_2, x_3)$
				X_2	X_3	h_{x_1} (x_2, x_3)

As neither $h_{\bar{x}} \to h_{x}$ nor $h_{x} \to h_{\bar{x}}$ are verified, then *h* is not a threshold function

(4) Reduced set of inequalities: $w_3 \geq T$, $w_2 \leq T$, and $w_1 \geq T$, solution for *g*(*x*1, *x*2, *x*3): [2, 1, 2; 2]

(5) Solution for $f(x_1, x_2, x_3)$: [2, 1, -2; 0]

Figure 5. Examples of the second procedure for threshold function identification.

- 3. Find minimal true assignments and maximal false as- **Static Threshold-Logic Gates.** There are two notable contri-
-
-

Figure 5 illustrates the procedure for functions *h* and *f* from Fig. 4.

CMOS Threshold-Gate Implementations

The effectiveness of threshold logic as an alternative for modern very-large-scale integrated circuit (VLSI) design is determined by the availability, cost, and capabilities of the basic building blocks. In this sense, several interesting circuit concepts have been explored recently for developing standard CMOS-compatible threshold gates. The most promising are (a) presented in this section. In order to denote their context of (a) (b) application, we distinguish between static and dynamic real-
 $\frac{Figure 6}{MOS}$ static threshold logic gates: (a) ganged threshold gate; (b)

signments for *g*. 4. Generate inequalities for the assignments obtained in is based on the ganged technique $(4-7)$, and the other uses
step 3. If there is no solution to such a set of inequali-
ties, the function g is not a threshold func procedure finishes.

5. Derive weights and threshold vector for original func-

5. Derive weights and threshold vector for original func-

tion f applying the properties just stated. For every ganged-based TGs. Each input

 ν MOS threshold gate.

nal at the *ganged* node (ν_f) . The design process for these gates involves sizing only two different inverters. Assuming the same length for all transistors, the transistor widths $[W_p,$ W_{n} _{ib} of each inverter are chosen taking into account the *w* and *T* values to be implemented. Weight values other than 1 can be realized by simply connecting in parallel the number of basic inverters (inverter with $w_i = 1$) indicated by the weight value; on the other hand, the value of *T* is determined by the value of the output inverter threshold voltage. Due to the sensitivity of this voltage and ν_f to process variations, the ganged-based TG has a limited number of inputs (fan-in). A good study of this limitation can be found in Ref. 12. However, the main drawback of this TG is the relative high power consumption.

Other interesting static TGs are based on the ν MOS transistor. This transistor has a buried floating polysilicon gate and a number of input polysilicon gates that couple capacitively to the floating gate. The voltage of the floating gate becomes a weighted sum of the voltages in the input gates, and hence it is this sum that controls the current in the transistor channel. The simplest ν MOS-based threshold gate is the complementary inverter using both p - and n -type ν MOS devices. A schematic of this TG is shown in Fig. 6(b). There is a floating gate, which is common to both the *p*- and *n*-type (PMOS and NMOS) transistors, and a number of input gates corresponding to the threshold gate inputs, x_1, x_2, \ldots, x_n , plus some extra inputs (indicated by V_c in the figure) for threshold adjustment. Weights for every input are proportional to the ratio between the corresponding input capacitance C_i between the floating gate and each of the input gates, and the total capacitance, including the transistor channel capacitance between the floating gate and the substrate, C_{chan} . Without using the extra control inputs, the voltage in the floating gate is given by

$$
V_{\rm F}=\left(\sum_{i=1}^nC_iV_{x_i}\right)\bigg/C_{\rm tot}
$$

where gate.

$$
C_{\text{tot}} = C_{\text{chan}} + \sum_{i=1}^{n} C_i
$$

output switches to logic 0. It is obvious that this ν MOS threshold gate is simpler than the ganged threshold gate, however, its sensitivity to parasitic charges in the floating inputs of the TG and their sizes are determined by the corregate and to process variations could limit its effective fan-in sponding weight and threshold values. Transistor pairs unless adequate control is provided (15). In particular, ultra- M_1/M_3 and M_6/M_8 specify the precharge or evaluation situa-

high fan-in have been developed $(13-15)$. on the logic values at the inputs of the two transistor arrays,

Figure 7. Dynamic threshold gates: (a) latch-type threshold gate; (b) alternative latch-type threshold gate; (c) capacitive-type threshold

The first latch-type threshold gate was proposed in Ref. 13 and its schematic is shown in Fig. 7(a). Its main part consists in a CMOS current-controlled latch (transistor pairs M_2/M_5 As V_F becomes higher than the inverter threshold voltage, the and M_7/M_{10}) providing the gate's output and its complement, and two input arrays $(M_{4}$ to M_{4} and M_{9} to M_{9}) constituted by an equal number of parallel transistors whose gates are violet light (UV) erasure is recommended for initialization. tion, and the two extra transistors M_{4n+1} and M_{9n+1} ensure correct operation when the weighted sum of inputs is equal to the threshold value. Precharging occurs when the reset sig-**Dynamic Threshold-Logic Gates.** Two different principles nal Φ_R is at logic 0. Transistors M_1 and M_6 are on, transistors have been exploited in dynamic TG implementations: the bi- M_2 and M_6 are off, and bo have been exploited in dynamic TG implementations: the bi- M_3 and M_8 are off, and both OUT and \overline{OUT} are at logic 1.
stable operation of simple CMOS latches, and the capacitive Evaluation begins when Φ_e is at stable operation of simple CMOS latches, and the capacitive Evaluation begins when Φ_R is at a logic 1, transistors M_1 and
synapse used in artificial neuron architectures. In both cases, M_e are turned off. M_e and synapse used in artificial neuron architectures. In both cases, M_6 are turned off, M_3 and M_8 are turned on, and nodes OUT compact gates with low power consumption, high speed, and and \overline{OUT} begin to be dischar and OUT begin to be discharged. In this situation, depending one of the paths will sink more current than the other, mak- The principle of capacitive synapse has been exploited in

this TG must be established according to the threshold value inverter threshold voltage while the capacitor bottom plates *T* to be implemented, and to the fact that when all transis- are precharged to a reference voltage V_{ref} . Evaluation begins tors M_{4_i} and M_{9_i} ($i = 1, 2, ..., n$) have the same dimension when Φ_E is at a logic 1, setting gate inputs to the capacitor and the same voltage at their gate terminal, then $I_{in} > I_{ref}$ due bottom plates. As a result and the same voltage at their gate terminal, then $I_{\text{in}} > I_{\text{ref}}$ due to $M_{4_{n+1}}$. If a programmable TG is required, the best design tor top plates is given by choice is to use one of the input arrays for the TG inputs and the other array for control inputs, which must be put to logic 1 or 0 depending on the value of *T*. For illustration, the operation of a 20-input threshold gate [1, 1, . . ., 1; *T*] with programmable threshold T is shown in Fig. 8. The outputs de-
picted correspond to different values of T: (a) $T = 1$, this is a
20-input OR-gate; (b) $T = 10$; and (c) $T = 20$, a 20-input AND-
gate. The results shown correspon $(0, (0, 0, \ldots, 0, 1), (0, 0, \ldots, 1, 1), \ldots, (1, 1, \ldots, 1, 1)).$ The *i*-th input combination is evaluated in the *i*-th reset

pulse. So, we have the weighted sum of the inputs in the *x* $\Delta V_R = \left(\sum_{i=1}^n (w_i x_i - T_i)^2\right)$ scales.

The circuit in Fig. 7(b) is an alternative realization pro-
posed in Ref. 14 for dynamic latch-type threshold gates. In inverters give the TG operation:
this gate, the input transistor arrays $(M_{x_i}$ and M_{y_i} , $i = 0, 1$. . ., *n*) are connected directly to the latch's output nodes, and precharging occurs when Φ_1 and Φ_2 are at logic 0, putting *V* nodes D, OUT, and \overline{OUT} at logic 1. For the evaluation phase both Φ_1 and Φ_2 are at logic 1 but Φ_2 must return to the low level before Φ_1 in order to allow latch switching. The performance of this TG is similar to that in Ref. 13 but it needs more transistors and two different control signals that have to be obtained from a general clock.

THRESHOLD LOGIC 183

ing the decrease of its corresponding output node voltage the capacitive threshold-logic gate proposed in Ref. 15. Its faster (OUT or OUT). When the output node of the path with conceptual circuit schematic is shown in Fig. 7(c) for an *n*the highest current value is below the threshold voltage of input gate. It consists of a row of capacitors C_i , $i = 1, 2, \ldots$ transistors $M₅$ or $M₁₀$, one of them is turned off, fixing the *n*, with capacitances proportional to the corresponding input latch situation completely. Supply current only flows during weight, $C_i = w_i C_u$, and a chain of inverters that functions as transitions and, consequently this TG does not consume a comparator to generate the output. This TG operates with static power.
Input terminal connections and input transistor sizes in phase, $\Phi_{\rm R}$ is high and the row voltage $V_{\rm R}$ is reset to the first phase, Φ_R is high and the row voltage V_R is reset to the first

$$
\Delta V_{\rm R} = \left(\sum_{i=1}^n C_i (V_i - V_{\rm ref})\right) \bigg/ C_{\rm tot}
$$

$$
\Delta V_{\rm R} = \left(\sum_{i=1}^{n} (w_i x_i - T) C_u V_{DD}\right) / C_{\rm tot}
$$

$$
V_o = V_{DD} \qquad \text{if} \quad \sum_{i=1}^n w_i x_i \ge T
$$

$$
V_o=0 \qquad \text{if} \quad \sum_{i=1}^n w_i x_i < T
$$

Figure 8. Simulation results for a progammable threshold gate implemented by the circuit of Fig. 7(a). The letter *n* stands

There are functions that cannot be implemented by a single
threshold element. However, as TGs realize more complex
two levels. From a different point of view, there are functions
functions than the conventional gates, thi

functional elements. It is the most general type of network logic networks and positive for threshold networks.
without feedback because inputs can be connected to any of Consider, for example, the parity function, $f_{\text{$ without feedback because inputs can be connected to any of Consider, for example, the parity function, $f_{\text{parity}}(x_1, x_2)$, the functional blocks in the network, and the only restriction \cdots , x_n), which is 1 if and onl the functional blocks in the network, and the only restriction affecting the functional blocks to which the output of one of are logical 1. No logic circuit with a polynomial (in *n*) number them can be connected is that loops are not allowed. The of unbounded fan-in AND-OR-NOT gates them can be connected is that loops are not allowed. The of unbounded fan-in AND–OR–NOT gates can compute it denth of a network is the maximum number of functional ele-
with constant depth (16). In Fig. 10(a) a depth-2 lo *depth* of a network is the maximum number of functional elements in a path from any input to any output. The *size* of a implementing parity for $n = 4$ is depicted. For arbitrary *n*, its network is defined as the total number of functional elements size is $2^{n-1} + 1$. A depth-2 threshold network for f_{parity} of four it contains. In the following a feed-forward network in which variables is shown in Fig. 10(b). For an arbitrary *n* only $n +$ the functional elements are conventional digital gates (AND, 1 gates are required. the functional elements are conventional digital gates (AND, OR, NOT) will be referenced as a logic circuit or logic net-
work. It is well known that any Boolean function can be im-
with a symmetric functions that can be efficiently implemented by work. It is well known that any Boolean function can be implemented by a logic circuit, and so, any Boolean function can threshold networks and that have received much attention. also be implemented by a feedforward network of TGs as Symmetric functions are the subject of the next subsection. AND, OR and NOT gates are TGs. However, from a practical point of view, these results are not enough. The existence of **Threshold Networks for Symmetric Functions** ^a determinate network implementing a given function can be irrelevant. This is illustrated by a network that computes the Symmetric functions are not particularly easy to realize using function too slowly to fulfill speed specifications or a network traditional logic gates. However, an important feature of with too large a hardware cost. That is, the depth and the threshold logic gates is their capability for obtaining implesize of the network are critical because these parameters are mentations of symmetric functions by simple networks.

Experimental results from different capacitive threshold-logic related to the speed and to the required amount of hardware, gates fabricated in a standard CMOS technology (15) have respectively. For example, it is well known that any function shown the proper functionality of this type of threshold gates can be implemented with a depth-2 logic network of AND and and its large fan-in capability. OR gates (depth-3 network of NOT–AND–OR gates if input variables are in single rail). However, it is also well known THRESHOLD-GATE NETWORKS **THRESHOLD-GATE NETWORKS** that there are common functions for which the number of re-
quired gates in such implementations increases exponentially

Figure 9 shows the model for a feed-forward network of tions for which the answer to this question is negative for netrional elements. It is the most general type of network logic networks and positive for threshold networ

Figure 9. Feed-forward network of functional elements (FU). The letter c denotes where connections can exist.

*x*1 *x*2 *xn k'*2 + 1 k'_{1} + *k*1 1 1 1 *k's* + 1 if $k'_s = n$ if *k's* < *n* $f(x_1,...,x_n)$ $w_j = k_{j+1} - k_j$ $w_s = \begin{cases} n + 1 - k_s \\ 0 \end{cases}$ $(j = 1, 2, \ldots, s - 1)$ **. . .** *x*1 *x*2 *xn* 1 1 1 **. . .** *x*1 *x*2 $-w_1$ $-w_2$ $x_n - 1^R 2^+$ \leftarrow $-w_s$ 1 1 1 **. . .** *x*1 *x*2 *xn* 1 1 1 **.**

Figure 12. Minnick solution to the threshold-gate network implementation of a symmetric function.

weighted sum of these inputs is $+1$, and the output gate will give an output of 1. When $k'_{i} + 1 \leq k \leq k_{i+1} - 1$, there are 2*i* gates with output 1, but the weighted sum of these inputs **Figure 10.** Networks realizing f_{parity} for $n = 4$: (a) logic network; (b) to the second TG is 0 and, consequently the output of that threshold network. Symbol & denotes AND gates and symbol + decounting step is 0.

variables are available at gates of any level. A symmetric function of *n* variables can be implemented by a network that Classically, two main solutions have been considered de- has at most $1 + \lfloor n/2 \rfloor$ TGs in at most two levels. Here $\lfloor x \rfloor$ pending on the availability of the input variables of the net- denotes the integral part of *x*. To show that, let us suppose work. Muroga (1) proposed a solution suitable when the input that the symmetric function is 1 if and only if the number of variables are available only at the first-level gates and the 1's in the *n* variables, given by *k*, is in one of the ranges $k_1 \leq$ network has feed-next interconnections. Then any symmetric $k \leq k'_1, k_2 \leq k \leq k'_2, \ldots, k_s \leq k \leq k'_s$. Figure 12 shows the function of *n* variables can be implemented by a network that threshold-gate network used to implement the symmetric has at most $n + 1$ threshold gates in two levels. To show that, function. If the number of 1's in the input variables *k* is $k_i \leq$ let us suppose that the symmetric function is 1 if and only if $k \leq k'_{i}$, $1 \leq i \leq s$, then all the TGs with threshold equal to or smaller than k have an output of 1. As $k'_{i-1} + 1 \leq k_i \leq k \leq k$

$$
-\sum_{j=1}^{i-1} w_j = -(k_i - k_1)
$$

have outputs of 0. Then, there are $2i - 1$ gates with output
1. Among them, *i* gates are connected to the output gate with
weighted sum of that gate will be $-(k_i - k_1) + k$, which, when
weight +1, and *i* - 1 gates with wei than zero, and in consequence, the output of the output threshold gate is 1. The case for an output of 0 can be shown in a similar manner. Also an equivalent realization can be found by expressing the outputs of the first-level threshold gates as inverted instead of weighted negatively.

An interesting solution for the modulo-2 sum (parity) of *n* variables was proposed by Kautz in (1). It is realizable with at most $s = 1 + \lfloor \log_2 n \rfloor$ threshold gates. The feed-forward network proposed is shown in Fig. 13(a), and the synthesis problem can be easily extended to solve a general symmetric function. Let us consider the general feed-forward solution shown in Fig. 13(a) specific to $s = 4$. Figure 13(b) shows the output values of the gates of this network in terms of the Figure 11. Muroga solution to the threshold-gate network imple- number of 1's in the input variables. It can be easily seen that mentation of a symmetric function. The number of 1's in the input variables at which transitions

threshold network. Symbol & denotes AND gates and symbol $+$ denotes OR gates. Minnick (in Ref. 1) authored a solution for which the input

the number of 1's in the *n* variables, given by *k*, is in one of smaller than *k* have an output of 1. As $k'_{i-1} + 1 \leq k_i \leq k$
the ranges $k_1 \leq k \leq k'_{i}, k_2 \leq k \leq k'_{i}, \ldots, k_s \leq k \leq k'_{i}$. Figure k'_{i} , then there a the ranges $k_1 \leq k \leq k'$, $k_2 \leq k \leq k'$, $k_3 \leq k \leq k'$, Figure 11 shows the threshold-gate network used to implement this function. If the number of 1's in the input variables, k_i , is $k_i \leq$ $k \leq k'$, $1 \leq i \leq s$, then all the TGs whose thresholds are equal to or smaller than *k* have outputs of 1, and the other TGs have outputs of 0. Then, there are $2i - 1$ gates with output

Figure 13. Kautz solution to the thresholdgate network implementation of a symmectric function: (a) general structure, (b) transitions of output values for $s = 4$.

transitions from 1 to 0 in $g_{k-1}, g_{k-2}, \ldots, g_0$. Also, it is impor- \cdots y_1 and produces output equal to 1 if and only if $x \ge y$. tant to consider that although T_3 , T_2 , $T_2 - w_{32}$, T_1 , $T_1 - w_{21}$, Figure 14(a) shows a TG implementing the function. The $T_1 - w_{31}$, T_0 , $T_0 - w_{10}$, $T_0 - w_{20}$, $T_0 - w_{30}$ for g_3 , g_2 , g_1 , and g_0 depth-2 network in Fig. 14(b) would be preferable for moder-
are independent and arbitrarily determined, some of the rela-
ately tions for g_1 and g_0 ($T_1 - w_{31} - w_{21}$, $T_0 - w_{20} - w_{10}$, $T_0 - w_{31} - w$ w_{30} – w_{10} , T_0 – w_{30} – w_{20} , and T_0 – w_{30} – w_{20} – w_{10}) are weights are polynomially bounded by the number of input consequently determinated. Thus, the synthesis of a general variables, is more practical. Restricting the allowed weights symmetric function can become very complex because of this does not limit too much the computational symmetric function can become very complex because of this does not limit too much the computational power of the net-
work. It has been shown (18.19) that any denth-d polynomial-

Solutions proposed by Muroga and Minnick (1) implement size threshold circuit can be implemented by a depth- $(d + 1)$ symmetric functions in an $O(n)$ depth-2 threshold network. polynomial-size network of the restricted thre symmetric functions in an $O(n)$ depth-2 threshold network. polynomial-size network of the restricted threshold elements.
Reducing the size of the network significantly from $O(n)$ re-
Interesting results have been derived Reducing the size of the network significantly from $O(n)$ re-
quires an increasing of the network depth beyond 2. Recently $\frac{1}{n}$ multiple addition multiplication division or sorting which

threshold networks, the required weights can grow exponen- tions rely in many cases on the underlying new computation is the block save addition (BSA) tially fast with the number of variables. This is undesirable because of the requirements of high accuracy it places on the principle for multiple addition. Siu and Bruck (21) showed actual implementations. An example is the comparison func- that the sum of *n* numbers can be reduced to the sum of two tion $f_{\text{comp}}(x_1, x_2, \ldots, x_n, y_1, y_2, \ldots, y_n)$, which takes as input numbers by using the BSA principle. The key point of this

from the value 0 to 1 occur in g_k defines the oppositely direct two *n*-bit binary numbers $x = x_n x_{n-1} \cdots x_1$ and $y = y_n y_{n-1}$ depth-2 network in Fig. 14(b) would be preferable for moderttual dependence of parameters.
Solutions proposed by Muroga and Minnick (1) implement size threshold circuit can be implemented by a depth- $(d + 1)$

quires an increasing of the network depth beyond 2. Recently
it has been shown (17) that any symmetric function of *n* vari-
ables can be implemented with a depth-3 threshold network
with at most $2\sqrt{n} + O(1)$ threshold ga sion, and powering can be computed by depth-3 polynomial- **Threshold Networks for Arithmetic Functions** size threshold circuits with polynomially bounded weights.

Usually when implementing arithmeticlike functions by The efficient threshold networks derived for these functions threshold networks, the required weights can grow exponentions rely in many cases on the underlying new com

technique is the separation of the *n* numbers in columns of logic gates, many basic functions can be computed much [log n] bits that are separately added. Each sum is at most faster and/or much cheaper using TGs than using logic gates. $2\lceil \log n \rceil$ bits long, and hence it overlaps only with the sum of This is one of the motivations for investigating devices able the next column. Here $\lceil x \rceil$ denotes the smallest integer equal to implement TGs. However, the usefulness of threshold logic to or greater than *x*. So a number is obtained by concatenat- as a design alternative, in general, is determined not only by ing the partial sums from the columns placed in even posi-
the availability, cost, and capabilities of the basic building
tions and another number with the concatenation of the sum
blocks but also by the existence of synth

rectly applied if the fan-in of the TGs is constrained to be not main (by means of truth tables, logic expressions, etc.), derive
more than $m, m \le n$, where *n* stands for the number of input a network of the available bui variables. Thus another area receiving attention is that of de-
riving depth-size trade-off for threshold networks implement-
Many logic synthesis algorithms exist for
the state of the shold networks implementriving depth-size trade-off for threshold networks implement-
ing arithmeticlike functions with a simultaneous bound on tional logic gates but few have been developed for TGs aling arithmeticlike functions with a simultaneous bound on
tional logic gates but few have been developed for TGs, al-
the maximum allowable fan-in. Let us resort again to the par-
ity function in order to illustrate this

TGs can be built with a cost and delay comparable to that of and the threshold for each of the *M* elements can be formu-

blocks but also by the existence of synthesis procedures. The from the odd columns. problem to be solved at this level can be stated as given a In general, the realizations introduced so far cannot be di- combinational logic function, described in the functional doa network of the available building blocks realizing *f* that is

 $n/\log m$), and fan-in bounded by m for every integer $d > 0$.
tion in a sequence of mixed integer linear programming Threshold Network Synthesis **Threshold Network Synthesis** given function *f* can be realized by a feed-forward threshold **Threshold** The significance of the preceding results is that assuming network with *M* gates, and if it can, determining the weights

weight sum of the network). Starting with $M = 1$ and incre- reduction capability (25). menting *M* until a feasible MILP problem is encountered, one This contradiction can be solved by incorporating in the

gorithm called LSAT (23), inspired in techniques used in clas- linear filters: the stack filters, which also include the maxisical two-level minimization of logic circuits, has been devel- mum-median filters, the midrange estimators, and several oped. The core of the algorithm performs as follows. Suppose more filters. we have a two-level threshold network satisfying the follow- Stack filters are a class of sliding finite-width-window, ing conditions: (1) weights of first-level TGs are restricted to nonlinear digital filters defined by two properties called the the range $[-z, +z]$ and (2) weights of the second-level gate *threshold decomposition* (a superposition property) and the are all equal to 1 and the threshold of this gate is *S*. Another *stacking property* (an ordering property) (24). The threshold threshold network that also satisfies previous conditions (1) decomposition of an *M*-valued signal $\mathbf{X} = (X_1, X_2, \ldots, X_N)$, and (2) with a minimal number of gates is obtained. This operation is repeated increasing S by 1 until a value of S is reached for which no solution is found. As a two-level nals, defined as: AND–OR network is a threshold network of the type handled by the procedure with $z = 1$, $S = 1$, the algorithm is started with this network. Such a two-level circuit is easy to obtain and in fact is a standard input for other synthesis tools. LSAT has a run-time polynomial in the input size given by $n \times z$, where *n* stands for the number of variables and *z* defines the From this definition, it is clear that allowed range for the weights. This means central processing unit (CPU) time increases if large weights are required.

The practical use of synthesis procedures for TGs is not restricted to the design of integrated circuits but to areas such as artificial neural networks or matching learning. Different problems encountered in these fields are naturally for-
mulated as threshold network synthesis problems

For some time, linear filters have been widely used for signal
processing mainly due to their easy design and good perfor-
mance. However, linear filters are optimal among the class of
all filtering operations only for ad Therefore problems such as reduction of high frequency and impulsive noise in digital images, smoothing of noisy pitch contours in speech signal, edge detection, image preprocessing in machine recognition, and other related problems with the suppression of noise that is non-Gaussian, nonadditive, or even not correlated with the signal can be difficult to The threshold decomposition architecture of stack filters

signal and image processing have been overcome by resorting nal to $M - 1$ binary threshold signals, filtering each binary dian filter, which has found widespread acceptance as the the binary output signal together to reconstruct the *M*-valued preferred technique to solve the signal restoration problem signal. As stack filters possess the stacking property, this rewhen the noise has an impulsive nature or when the signals construction section needs only to detect the level just before have sharp edges that must be preserved. But the median the transition from 1 to 0 takes place. filter has inherent problems because its output depends only Figure 15 illustrates the threshold decomposition architecon the values of the elements within its window. So, a median ture of a stack filter with a window width of 3 for the fourfilter with a window width of $n = 2L + 1$ can only preserve valued input signal shown at the upper left corner. The bidetails lasting more than $L + 1$ points. To preserve smaller nary signals are obtained by thresholding the input signal at

lated as a MILP problem (the cost function is usually the total But the smaller this window width, the poorer the filter noise-

derives the implementation with less gates. Clearly, exact ap- filter output the index order of the sequence of elements. It is proaches are practical only for small instances of the synthe- typically done by weighting filter input values according to sis problem. The main limitation seems to be the number of their relative sequence index order. This idea leads in a natuvariables that the function being synthesized depends on, be- ral way to the concept of the weighted-median (WM) filter cause the number of inequalities and variables in the MILP (26), which has the same advantages as the median filter but problem to be solved increase exponentially with *n*. Thus, is much more flexible in preserving desired signal structures heuristic approaches are more relevant. $\qquad \qquad \text{due to the defining set of weights. Median and weighted-mel-}$ Concerning two-level (depth-2) threshold networks, an al- dian filters are well-known examples of a larger class of non-

> where $X_i \in \{0, 1, 2, \ldots, M-1\}, i = 1, \ldots, N$ is the set of $, x^2, \ldots, x^{M-1}$, called threshold sig-

$$
x_i^j = \begin{cases} 1 & \text{if } X_i \ge j \\ 0 & \text{else} \end{cases} \qquad j = 1, \dots, M - 1 \tag{3}
$$

$$
\sum_{j=1}^{M-1} x_i^j = X_i \qquad \forall \quad i \in \{1, \dots, N\}
$$

i are ordered, that is, $x_i^1 \ge x_i^2 \ge \cdots \ge$ x_i^{M-1} $\forall i \in \{1, \ldots, N\}$. This ordering property is called the stacking property of sequences.

Two binary signals *u* and *v* "stack" if $u_i \ge v_i$, $i = 1, \ldots, N$. Let us suppose that both signals are filtered with a binary **APPLICATION TO MEDIAN AND STACK FILTERS** window filter of width *L* [i.e., we use a Boolean function *B*: $\{0, 1\}^{\!L} \rightarrow \{0, 1\}$

$$
S_{\mathbf{B}}(\mathbf{X}) = \sum_{j=1}^{M-1} B(\mathbf{x}^j)
$$
 (4)

solve (24). **means** that filtering an *M*-valued input signal by the stack These unsatisfactory results provided by linear filters in filter S_B is equivalent to threshold decomposing the input sigto nonlinear filters. The more well known is perhaps the me- signal separately with the binary filter *B*, and finally adding

details in the signal, a smaller window width must be used. levels 1, 2, and 3. Binary filtering is independently performed

Figure 15. Illustration of threshold decomposition and the stacking property.

by the digital function $B(a, b, c) = ac + b$, in which a, b, and bounded by *c* are the bits, in time order, appearing in the filter's window.

In the original integer domain of the *M*-valued input signal, the stack filter corresponding to a positive Boolean func tion (PBF) can be expressed by replacing logical operators AND and OR with MIN and MAX operations, respectively. In for a window width of n can be obtained. The hardware comconsequence, the output of a stack filter is a composition of plexity for sort-and-select circuits is $O(n \log n)$ and $O(n)$ for maximum and minimum operations on the samples in the count-and-compare circuits The PRF can also maximum and minimum operations on the samples in the count-and-compare circuits. The PBF can also be realized as
window. For the example in Fig. 15, this means that the oper-
a look-up table by a 2ⁿ-sized random-access ation performed by S_B is $S_B(A, B, C) = MAX\{MIN\{A, C\}, B\}$. Both filtering operations are represented in Fig. 15: by ble PBF-based filters can be made.
threshold decomposition if the lightface arrows are followed In the case of a WOS filter its threshold decomposition if the lightface arrows are followed In the case of a WOS filter, its PBF can be realized by a and directly, by the stack filter S_{B} , following the boldface T_{G} . It constitutes a great and directly, by the stack filter S_B , following the boldface TG . It constitutes a great advantage because the number of arrows.

The next question is to know which binary functions possess the stacking property. It has been shown that the necessary and sufficient condition for this is that the binary func tion is a PBF, that is, positive in all its variables. These functions are a subset of unate functions that have the prop-
erty that each one possesses a unique minimum sum-of-prod-
ucts (SOP) expression, and hence each stack filter can be de-
scribed in terms of a unique minimum S expression. Finally, as shown previously, threshold functions are a subset of unate functions. Stack filters that are based on TGs with nonnegative weights and nonnegative threshold values are called weighted-order statistics filters.

It can be very instructive to show the relations of the more usual members of the class of stack filters, namely, weightedorder statistic (WOS), weighted-median (WM), order-statistic (OS), and standard-median (SM) filters. In Fig. 16 these relations are shown by means of boxes and arrows. Each box corresponds to a filter subclass specified by the integer domain filter and the binary domain filter. The arrows indicate the containing conditions among classes of filters.

From a practical point of view, there are several options for the very-large-scale integrated circuit (VLSI) implementation of the PBFs of a stack filter: binary logic gates, sort-andselect circuits, or count-and-compare circuits. If logic gates or a programmable logic array (PLA) is used, a number of terms **Figure 16.** Relations of linearly separable subclasses of stack filters.

$$
\binom{n}{\lfloor n/2\rfloor} \qquad \text{or} \qquad \binom{n}{\lceil n/2\rceil}
$$

. read-only memory (ROM), and if a RAM is used, programma-

product terms or sum terms of the PBF can be as large as

$$
\binom{n}{T}
$$

190 THYRISTOR PHASE CONTROL

affordable if an efficient realization of TGs is used. *Proc. IEEE,* **78** (10): 1669–1675, 1990.

BIBLIOGRAPHY 93, 1995.

-
- 2. Z. Kohavi, *Switching and Finite Automata Theory,* New Delhi: 24. P. D. Wendt, E. J. Coyle, and N. C. Gallagher Jr., Stack filters,
- 3. E. J. McCluskey, *Logic Design Principles: With Emphasis on Testa-* 1986.
- 4. K. J. Schultz, R. J. Francis, and K. C. Smith, Ganged CMOS: York: Springer, 1981.
Trading standby power for speed, *IEEE J. Solid-State Circuits*, $\cos A + \sin A + \sin A$
- order statistic filtering, *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.*, **41** (6): 453–456, 1994.
 6. J. M. Quintana. M. J. Avedillo. and A. Rueda, Hazard-free edge-
 1906 M. Quintana. M. J. Avedillo. and A. Rueda, Hazard-free edge-
- 6. J. M. Quintana, M. J. Avedillo, and A. Rueda, Hazard-Free edge-

17): 1390–1391, 1994.

7. J. M. Quintana et al., Practical low-cost CMOS realization of

17): 1390–1391, 1994.

2. J. M. Quintana et al., Practical low-co
- complex logic functions, *Proc. Eur. Conf. Circ. Theor. Design,* pp. 51–54, 1995.
- 8. T. Shibata and T. Ohmi, A functional MOS transistor featuring **THYRISTOR.** See THYRISTOR PHASE CONTROL. gate level weighted sum and threshold operations, *IEEE Trans.* **THYRISTOR.** See THYRISTOR PHASE CONTROL. *Electron Devices,* **39** (6): 1444–1445, 1990.
- 9. T. Shibata and T. Ohmi, Neuron MOS binary-logic integrated circuits—Part I: Design fundamentals and soft-hardware-logic circuit implementations, *IEEE Trans. Electron Devices,* **40** (3): 570– 576, 1993.
- 10. T. Shibata and T. Ohmi, Neuron MOS binary-logic integrated circuits—Part II: Simplifying techniques of circuit configuration and their practical applications, *IEEE Trans. Electron Devices,* **40** (5): 974–979, 1993.
- 11. W. Weber et al., On the application of the neuron MOS transistor principle for modern VLSI design, *IEEE Trans. Electron Devices,* **43** (10): 1700–1708, 1996.
- 12. N. Balabbes et al., Ratioed voter circuit for testing and fault-tolerance in VLSI processing arrays, *IEEE Trans. Circuits Syst. I, Fundam. Theory Appl.,* **43** (2): 143–152, 1996.
- 13. M. J. Avedillo et al., Low-power CMOS threshold-logic gates, *Electron. Lett.,* **31** (25): 2157–2159, 1995.
- 14. J. Fernández Ramos et al., A threshold logic gate based on clocked coupled inverters, *Int. J. Electron.,* **84** (4): 371–382, 1998.
- 15. H. Özdemir et al., A capacitive threshold-logic gate, *IEEE J. Solid-State Circuits,* **31** (8): 1141–1150, 1996.
- 16. M. Furst, J. B. Saxe, and M. Sipser, Parity, circuits and the polynomial-time hierarchy, *Proc. IEEE Symp. Found. Comp. Sci.,* 1981, pp. 260–270.
- 17. K-Y. Siu, V. P. Roychowdhury, and T. Kailath, Depth-size tradeoffs for neural computation, *IEEE Trans. Comput.,* **40** (12): 1402– 1412, 1991.
- 18. M. Goldmann, J. Hastad, and A. Razborov, Majority gates vs. general weighted threshold gates, *Proc. 7th Annu. Conf. Struct. Complexity Theory,* 1992, pp. 2–13.
- 19. M. Goldmann and M. Karpinski, Simulating threshold circuits by majority circuits, *Proc. 25th Annu. ACM Symp. Theory Comput.,* 1993, pp. 551–560.
- 20. K. Siu and V. P. Roychowdhury, An optimal-depth threshold circuit for multiplication and related problems, *Soc. Ind. Appl. Math. J. Discrete Math.,* **7** (2): 284–292, 1994.
- cult, the implementation of the subclass of WOS filters can be 21. K. Siu and J. Bruck, Neural computation of arithmetic functions,
	- 22. K. Siu, V. P. Roychowdhury, and T. Kailath, Toward massively parallel design of multipliers, *J. Parallel Distr. Comput.,* **24**: 86–
- 23. A. L. Oliveira and A. Sangiovanni-Vincentelli, LSAT—An algo-1. S. Muroga, *Threshold Logic and its Applications*, New York: Wi-
lev. 1971. Proc. Int. Conf. Comput, Aided Design. 1991. pp. 130–133 ley, 1971. *Proc. Int. Conf. Comput. Aided Design,* 1991, pp. 130–133.
	- IEEE Trans. Acoust. Speech Signal Process., 34 (4), 898–911,
	- *ble Semicustom Circuits,* Englewood Cliffs, NJ: Prentice Hall, 25. B. I. Justusson, Median filtering: Statistical properties, in T. S. 1986.
Huang (eds.), *Two-Dimensional Digital Signal Processing II*, New
- 17 and Solution Speed, The B. Solution Speed Circuits, and Solution Speed, the Circuits Speed and Digit. Signal Process., 43 (3), 157–192,

5. C. L. Lee and C-W. Jen, CMOS threshold gate and networks for 1996