SWITCHED CAPACITOR NETWORKS

The requirement for fully integrated analog circuits prompted circuit designers two decades ago to explore alternatives to conventional discrete component circuits. A sound alternative was developed, a switched-capacitor (SC). The basic idea was replacing a resistor by a switched-capacitor C_R simulating a resistor. Thus, this equivalent resistor could be implemented with a capacitor and two switches operating with a two-phase clock. This equivalent resistor is equal to $1/f_CC_R$, where f_C is the sampling (clock) frequency. SC circuits consist of switches, capacitors, and operational amplifiers (op amps). They are described by difference equations in contrast to differential equations for continuous-time circuits. Concurrently

the mathematical operator to handle sample-data systems, approach. Furthermore, many practical analog/digital such as switched-capacitor circuits is the *z*-transform, and the (A/D) converters use SC implementations. Laplace transform for continuous-time circuits. A host of practical properties of SC circuits have made them very popu- **FUNDAMENTAL BUILDING BLOCKS** lar in industry:

$$
\tau = \frac{1}{f_C} \frac{C}{C_R} = T_C \left(\frac{C}{C_R}\right)
$$
 (1a)

$$
\frac{d\tau}{\tau} = \frac{dT_C}{T_C} + \frac{dC}{C} - \frac{dC_R}{C_R}
$$
 (1b)

$$
\frac{d\tau}{\tau} = \frac{dC}{C} - \frac{dC_R}{C_R} \tag{1c}
$$

 $\sqrt{\tau}$ compatible with conventional CMOS technologies is in the neighborhood of 0.1%.

- 2. Ordinarily the load of an SC circuit is mainly capacitive. Therefore the required low-impedance outputstage op amp is no longer required. This allows the use of a single-stage operational transconductance amplifier (OTA) which is especially useful in high-speed applica-
- tions. Op amp and OTA are not differentiated in the
rest of this article.
3. Reduced silicon area, because the equivalent of large re-
sistors is simulated by small capacitors. Moreover, posi-
tive and/or negative equival
-
- 5. The SC design technique has matured. In the audio range, SC design techniques are the dominant design

1. The time constants (*RC* products) from active-*RC* cir-

The fundamental building blocks in SC circuits are voltage-

gain amplifiers, sample/holds integrators, and multipliers. A cuits become capacitor ratios multiplied by the clock pe-
riod T_c , that is,
riod T_c , that is,
combination of these blocks is interconnected to yield a num-
ber of useful circuits.

Gain Amplifiers

where $T = T_c = 1/f_c$ is the sampling frequency. The gain amplifier is a fundamental building block in switched-capacitor circuits. A voltage amplifier is imple-
accuracy of τ is expressed as mented as shown in Fig. $1(a)$. The switched-capacitor resistor gives a dc path for leakage current but reduces further the low-frequency gain. A detailed analysis of this topology shows that the dc output voltage is equal to $-I_{\text{leak}} T / C_{\text{P}}$, with C_{P} the Assuming that T_c is perfectly accurate gives parasitic capacitor associated with the feedback path. The leakage current I_{leak} in switched-capacitor circuits is a result of the diodes associated with the bottom plate of the capacitors and the switches (drain and source junctions). This leakage current is about 1 nA/cm². Using typical analytical meth-Because the two capacitors *C* and C_R are built close to-
 α and α and α are built conventional CMOS tool α *z*-domain transfer function of this topology becomes

$$
H(z) = \frac{V_0(z)}{V_i(z)} \approx -\frac{C_S}{C_I} \frac{1 - z^{-1}}{1 - \left(1 - \frac{C_P}{C_I}\right)z^{-1}}
$$

=
$$
-\frac{C_S}{C_I} \frac{z - 1}{z - (1 - C_P/C_I)}
$$
 (2)

4. Switched-capacitor circuits are implemented in a digital gain of the op amp. In this clock phase, both capacitors, C_1 circuit process technology. Thus, useful mixed-mode sig-
and C_5 are charged to the voltage at circuit process technology. Thus, useful mixed-mode sig-
and *C_S*, are charged to the voltage at the inverting terminal
nal circuits are economically realized in standard MOS of the op amp. This voltage is approximately nal circuits are economically realized in standard MOS of the op amp. This voltage is approximately equal to the op technology with available double-poly.

amp offset voltage plus V_0/A_v . During the next clock phase. amp offset voltage plus V_0/A_V . During the next clock phase, *V*-), but because $C_{\rm S} V_{\rm -},$ the injected charge to C_{I} is equal

Figure 1. Voltage gain amplifiers: (a) with dc feedback; (b) available during both clock phases.

*V*o

to $-(C_l/C_s)V_l$. Therefore, this topology has low sensitivity to
the output. A disadvantage is that a high-slew-rate trans-
the op amp offset voltage and to the op amp finite DC gain. A
minor drawback of this topology is tha this is to connect a small capacitor between the op amp output and the left-hand plate of C_s . **Multipliers Multipliers**

2(b). This open-loop architecture is attractive because of its by 2^k where k is the number of programming bits.

simplicity and potential speed. It is often convenient to add an input buffer stage to the S/H circuit. The acquisition time depends on the tracking speed and input impedance of the input buffer, the on-resistance of the switch, and the value of the holding capacitor. The hold settling time is governed by the settling behavior of the buffer. A drawback of this architecture is the linearity requirements imposed on the buffers as a consequence. This limits the speed. Moreover, the inputdependent charge injected by the sampling switch onto the hold capacitor yields an undesirable source of nonlinearity. This type of S/H architecture achieves a linearity to nearly 8 bits. A full-period S/H signal is obtained by either a cascade of two S/H circuits of Fig. 2, driven by opposite clock phases, or by a parallel connection of two simple S/H circuits, output sampling switches, and a third (output) buffer as illustrated in Fig. 3. Structures with closed-loop connections are also used. Figure 4(a) illustrates a popular architecture often encountered in pipelined A/D converters. In the acquisition mode, switches associated with ϕ_1 and ϕ'_1 are on whereas ϕ_2 is off, and the transconductance amplifier acts as a unity-gain amplifier. Thus the voltage across C_H is the input voltage and the virtual ground. In the transition to the hold mode, the switches associated with ϕ_1 and ϕ_1 turn off one after the other. Then ϕ_2 turns on. One advantage of this architecture is that because ϕ_1' turns off first, the input-dependent charge **Figure 2.** Open-loop S/H: (a) simple S/H buffer; (b) timing diagram. injected by ϕ_1 onto C_H does not appear in the held output voltage. Besides, because of the virtual ground, the channel to C_sV_I . As a result of this, the op amp output voltage is equal $\begin{array}{c} \text{charge associated with } \phi'_1 \text{ does not depend on the input signal.} \\ \text{the order advantage is that the offset voltage is not added to } -(C_I/C_S)V_I. \end{array}$. Therefore, this topology has low sensitivity to the output. A disadvantage is that a high-

Sample-and-Hold Sample-and-Hold **Sample-and-Hold** tinuous programmability or multiplication of two signals is that con-The function of a sample/hold (S/H) is to transform a continu- not available. A digitally programmable coefficient is realized ous-time signal into a discrete-time version. A simple S/H cir- with a capacitor bank, as shown in Fig. 5. The resolution of cuit is shown in Fig. 2(a). Its clock phases are shown in Fig. this technique is limited because the capacitor size increases

Figure 3. Double-sampling S/H archi tecture.

Figure 4. (a) SC S/H single-ended. (b) Double-sampling S/H.

plication are known. Because a single-ended configuration terms and are not shown in Fig. 6. does not completely cancel nonlinearity and has poor PSRR, MOS transistors are used to implement these cancellation there are four combinations of two differential signals, that tively by the following equations: is (x, y) , $(-x, y)$, $(-x, -y)$, and $(x, -y)$. The multiplication and cancellation of an unwanted component are achieved by either of the following two equalities:

$$
4xy = [(X + x)(Y + y) + (X - x)(Y - y)]
$$

- [(X - x)(Y + y) + (X + x)(Y - y)] (3a) $I_d = \frac{K}{2}$

$$
8xy = \{[(X+x) + (Y+y)]^2 + [(X-x) + (Y-y)]^2\}
$$

– {[(X-x) + (Y+y)]² + [(X+x) + (Y-y)]²} (3b)

When continuous programmability is required, a continu- These two approaches are depicted in Fig. 6. The topology of ous multiplier is used. Despite many reported multiplier cir- Fig. 6(a) is based on two-quadrant multipliers. Fig. 6(b) is cuits, only two cancellation methods for four-quadrant multi- based on square law devices. *X* and *Y* are arbitrary constant

a fully differential configuration is often necessary in a sound schemes. Let us consider a simple MOS transistor model multiplier topology. The multiplier has two inputs. Therefore characterized in its linear and saturation regions, respec-

on of an unwanted component are achieved by ei-
\ne following two equalities:
\n
$$
I_d = K \left(V_{gs} - V_T - \frac{V_{ds}}{2} \right) V_{ds}
$$
\n
$$
4xy = [(X+x)(Y+y) + (X-x)(Y-y)]
$$
\nfor $|V_{gs}| > |V_T|, |V_{ds}| < |V_{gs} - V_T|$ (4a)

$$
I_{\rm d} = \frac{K}{2}(V_{\rm gs} - V_T)^2 \qquad \text{for } |V_{\rm gs}| > |V_T|, |V_{\rm ds}| > |V_{\rm gs} - V_T| \quad (4b)
$$

or where $K = \mu_o C_{ox} W/L$ and V_T are the conventional notations for the transconductance parameter and the threshold voltage of the MOS transistor, respectively. The terms $V_{gs}V_{ds}$ in Eq. $(4a)$ or V_{gs}^2 in Eq. $(4b)$ are used to implement Eqs. $(3a)$ and (3b), respectively. Next we discuss a sound combination of a continuous-time multiplier and an SC integrator. In an SC circuit, the multiplier precedes the integrator, thus forming a weighted integrator. The output of the multiplier is a voltage signal or a current signal. In the case of a voltage-mode multiplier, the configuration of the SC integrator is identical with a conventional integrator, as shown in Fig. 7. The transconductance multiplier is connected directly to the op amp, as shown in Fig. 8. A common drawback in a weighted integrator is the multiplier offset because it is accumulated in the integrator. This problem is more serious for the transconductance mode.

> The topology in Fig. 8 with the multiplier implemented by a FET transistor operating in the linear region is known as MOSFET-C implementation. Instead of using a single transistor, a linearizing scheme uses four transistors as shown in Fig. 9.

The four FETs in Fig. 9(a) are operating in the linear re-**Figure 5.** Digitally programmable capacitor bank. gion, and depletion FETs are often used in many cases to

Figure 6. Four-quadrant multiplier topologies: (a) using single-quadrant multipli-

each FET is given by the balanced differential op amp, the drain voltage v_d is virtu-

$$
i_{d1} = K \left(v_y^+ - v_x^+ - V_T - \frac{v_d^+ - v_x^+}{2} \right) (v_d^+ - v_x^+) \n i_{d2} = K \left(v_y^- - v_x^+ - V_T - \frac{v_d^- - v_x^+}{2} \right) (v_d^- - v_x^+) \n i_{d3} = K \left(v_y^- - v_x^- - V_T - \frac{v_d^+ - v_x^-}{2} \right) (v_d^+ - v_x^-)
$$
\n(5)

and

$$
\label{eq:2.1} i_{d4} = K \left(v_y^+ - v_x^- - V_T - \frac{v_d^- - v_x^-}{2} \right) (v_d^- - v_x^-)
$$

Because of the closed loop, the voltages v_d^+ and $v_d^$ because of the cosed loop, the voltages v_d and v_d are virtually
equal and fixed by the common-mode feedback circuit in the
op amp. The differential current applied to the integrator is
expressed by
expressed by

$$
i_d = (i_{d1} + i_{d3}) - (i_{d2} + i_{d4}) = K(v_x^+ - v_x^-)(v_y^+ - v_y^-)
$$
 (6)
$$
i_d = (i_{d1} - i_{d2}) = K v_x v_y
$$
 (11)

$$
v_o(t) = v_o^+(t) - v_o^-(t) = \frac{K}{C} \int_0^t v_x(\tau) v_y(\tau) d\tau
$$
 (7)

where $v_x = v_x^+ - v_x^-, v_x = v_x^+ - v_x^-,$ and $v_y = v_y^+ - v_y^-.$ If v_x and v_y are sampled signals, then the circuit operates as a discretetime MOSFET-C circuit. The integrator output yields

$$
v_o(nT) = \frac{KT}{C} \sum_{k=0}^{n} v_x(k)v_y(k)
$$
 (8)

where *T* is the time period of the sampled system.

overcome the transistor threshold limit. The drain current of Several modifications are possible from this prototype. In ally grounded because the common-mode voltage is fixed to ground. In this case, only two FETs are required, as shown in Fig. 9(b). The drain current of each FET is given by

$$
\begin{aligned}\ni_{d1} &= K \left(v_y^- - v_x - V_T - \frac{-v_x}{2} \right) (-v_x) \\
i_{d2} &= K \left(v_y^+ - v_x - V_T - \frac{-v_x}{2} \right) (-v_x)\n\end{aligned} \tag{9}
$$

and the differential current is given by

$$
\dot{i}_d = (\dot{i}_{d1} - \dot{i}_{d2}) = K v_x (v_y^+ - v_y^-) \tag{10}
$$

$$
i_d = (i_{d1} - i_{d2}) = Kv_x v_y \tag{11}
$$

The common-mode current injected into the integrator is can-
celed out by the common-mode feedback. The integrator out-
put is given by
the sampled at φ_1 , and
put is given by
The charge on C_2 is transferred at the voltages of the two integrators are given by

$$
v_{1} = \frac{-1}{C_{1}} \int_{T} K \left(v_{y} - v_{x} - V_{T} - \frac{-v_{x}}{2} \right) (-v_{x}) dt
$$

\n
$$
= \frac{TK}{C_{1}} \left[v_{x} v_{y} - \left(v_{x} + V_{T} - \frac{v_{x}}{2} \right) v_{x} \right]
$$

\n
$$
v_{2} = \frac{-1}{C_{1}} \int_{T} K \left(-v_{x} - V_{T} - \frac{-v_{x}}{2} \right) (-v_{x}) dt
$$

\n
$$
= \frac{TK}{C_{1}} \left[-\left(v_{x} + V_{T} - \frac{v_{x}}{2} \right) v_{x} \right]
$$

\n(12)

Figure 7. Weighted integrator with voltage-mode multiplier. **Figure 8.** Weighted integrators with transconductance multiplier.

(b) A MOSFET-C multiplier with balanced differential op amp.

where *T* is the period defined as the time difference between the end of φ_1 and the end of φ_2 . The voltage across C_2 is given One node of C_2 is connected to integrator A and the other

$$
v_{C_2} = \frac{TK}{C_1} v_x v_y \tag{13}
$$

At φ_1 , the charge in C_2 is transferred to C_3 . The output of the integrator becomes
A single FET SC weighted integrator does not have an off-

$$
v_o = \frac{TKC_2}{C_1C_3} \frac{z^{-1/2}}{1 - z^{-1}} v_x(z) v_y(z)
$$
 (14)

A weighted integrator is also implemented with two op
amps and one FET. It requires several additional clocks. Basi-
cally, it multiplexes the FET and the op amp by substituting
two FETs and two integrators, as shown in F

Figure 10. Ground-referenced MOSFET-C multiplier.

Figure 11. An SC weighted integrator.

reset at φ_1 . Its output is sampled at φ_2 . Then, the voltage sampled in *C*² yields the expression

$$
v_{C_2}(\varphi_A) = \frac{-1}{C_1} \int_T K \left(v_y - v_x - V_T - \frac{-v_x}{2} \right) (-v_x) dt
$$

=
$$
\frac{TK}{C_1} \left[v_x v_y - \left(v_x + V_T - \frac{v_x}{2} \right) v_x \right]
$$
 (15)

(**b**) During the second phase φ_B , *T* the gate input is connected to **Figure 9.** (a) Multiplier implemented by MOSFET-C techniques. v_y . Integrator A is reset at φ_1 . At φ_2 , v_1 becomes

$$
v_{C_2}(\varphi_B) = \frac{TK}{C_1} \left[-\left(v_x + V_t - \frac{v_x}{2}\right) v_x \right]
$$
 (16)

by node is connected to integrator B. The total charge into integrator B is given by

$$
Q_2 = C_2[v_1(\varphi_B) - v_1(\varphi_B)] = \frac{TKC_2}{C_1}v_xv_y \tag{17}
$$

set due to an FET mismatch. However, all transconductanceweighted integrators depend on the clock period T . Unfortunately, a jitter-free clock is impossible to implement. This

Figure 12. Single FET SC weighted integrator.

Figure 13. A switched-capacitor weighted integrator with offset cancellation. **Integrators**

$$
z = K(x + xo)(y + yo) + zo
$$
 (18)

related device mismatches at the input stage of the *x* and *y* used: signals, respectively, and z_o is the offset caused by device mismatch at the output stage. This offset is canceled by four com-
binations of input signal polarity as follows: $H^{oo}(z) = \frac{V_o^o}{V^o}$

$$
z_{x,y} = K(x + x_o)(y + y_o) + z_o
$$

\n
$$
z_{-x,y} = K(-x + x_o)(y + y_o) + z_o
$$

\n
$$
z_{-x,-y} = K(-x + x_o)(-y + y_o) + z_o
$$

\n
$$
z_{x,-y} = K(x + x_o)(-y + y_o) + z_o
$$
\n(19)

Then the offset is canceled out similarly to a nonlinearity cancellation in a multiplier, that is,

$$
(z_{x,y} - z_{-x,y}) + (z_{-x,-y} - z_{x,-y}) = 4Kxy
$$
 (20)

This scheme is implemented with a switched-capacitor circuit, as shown in Fig. 13. ϕ_1 and ϕ_2 are nonoverlapping clock phases. At ϕ_1 , the multiplier output is sampled and is held in C_H . At ϕ_2 , one node of C_H is connected to the multiplier output whereas the other node is connected to the integrator input. Then, the charge is injected into the integrating capacitor *CI*. The voltage across C_I , after the clock ϕ_2 , becomes $[v_m(\phi_2)$ $v_m(\phi_1)$] where v_m is the multiplier output voltage at the given clock phase. The switches ($\phi_1 - \phi_2$ and $\phi_A - \phi_B$), at the multiplier input nodes, change input signal polarities. Using clocks shown in Fig. 14, the multiplier input is given as a sequence

SWITCHED CAPACITOR NETWORKS 171

of $\{(x, y), (-x, y), (-x, -y), (x, -y)\}$ at each clock phase 1, 2, 3, 4, respectively.

At the end of phase $4, C_I$ contains

$$
v_{\text{out}}(\text{phase 4}) = 4K \frac{C_H}{C_1} xy \tag{21}
$$

x and *y* should be kept constant during the four phases. If the four phases are considered unit time period than the weighted integrator is characterized as follows:

$$
v_{\text{out}}(z) = 4K \frac{C_H}{C_1} \frac{1}{1 - z^{-1}} x(z) y(z)
$$
 (22)

Note that multiplier offset cancellation is obtained in the integrator.

lation scheme using SC techniques is discussed next. The
multiplier offset is modeled by
next. The sampled data systems, input and output signals are sam-
pled at different times. This yields different transfer func*z* tions. We assume two-phase nonoverlapping clocks, an odd clock phase ϕ_1 and an even clock phase ϕ_2 . Thus, for a noninwhere *K* is a multiplication constant, x_0 and y_0 are offset-verting integrator, the following transfer functions are often

$$
H^{oo}(z) = \frac{V_o^o(z)}{V_{\text{in}}^o(z)} = \frac{a_p z^{-1}}{1 - z^{-1}} = \frac{a_p}{z - 1}
$$
 (23a)

$$
H^{oe}(z) = \frac{V_o^e(z)}{V_{\text{in}}^o(z)} = \frac{a_p z^{-1/2}}{1 - z^{-1}} = \frac{a_p}{z^{1/2} - z^{-1/2}} \tag{24a}
$$

For an inverting integrator,

$$
H^{oo}(z) = \frac{V_o^o(z)}{V_{\text{in}}^o(z)} = -\frac{a_n}{1 - z^{-1}} = -\frac{a_n z}{z - 1}
$$
 (23b)

Figure 15. Conventional stray-insensitive SC integrators: (a) nonin-

Figure 14. Clock phase diagram. verting; (b) inverting.

Figure 16. An inverting SC integrator with reduced capacitance spread.

$$
H^{oe}(z) = \frac{V_o^e(z)}{V_{\text{in}}^o(z)} = -\frac{a_n z^{-1/2}}{1 - z^{-1}} = -\frac{a_n}{z^{1/2} - z^{-1/2}}\tag{24b}
$$

where *z*-¹ represents a unit delay. A crude demonstration, showing the integrative nature of these SC integrators in the *s*-domain, is to consider a high sampling rate, that is, a clock frequency $(f_c = 1/T)$ much higher than the operating signal Furthermore, if the dc offset is tolerated in certain applica-
frequencies. Thus, let us consider Eq. (23a) and, assuming a tions, an autozeroing method is used to frequencies. Thus, let us consider Eq. (23a) and, assuming a tions, an autozeroing method is used to compensate for the dc bigh sampling rate we can write a mapping from the z-to offset. Next we discuss a general form of high sampling rate, we can write a mapping from the *z*- to the *s*-domain: block (see Fig. 18). The output voltage is expressed as

$$
z \approx 1 + sT \tag{25}
$$

Then

$$
H(s) = \frac{a_p}{z - 1}\Big|_{z \approx 1 + sT} \cong \frac{1}{(T/a_p)s} \tag{26}
$$

that case Eq. (29) is written This last expression corresponds to a continuous-time, noninverting integrator with a time constant of $T/a_p = 1/f_c a_p$, that is, a capacitance ratio times the clock period.

In many applications the capacitor ratios associated with integrators are very large, thus the total capacitance becomes excessive. This is particularly critical for biquadratic filters with high *Q*, where the ratio between the largest and smallest capacitance is proportional to the quality factor *Q*. A suitable inverting SC integrator for high *Q* applications is shown in Fig. 16. The corresponding transfer function is given by

$$
H^{oe}(z) = \frac{V_o^e(z)}{V_{\text{in}}^o(z)} = \frac{-C_1 C_3}{C_2 C_4'} \frac{1}{1 - z^{-1}} Z^{-1/2}
$$
 (27)

where $C_4 = C_4 + C_3$. This integrator is comparable in performance to the conventional circuit of Fig. 15, in terms of stray sensitivity and finite-gain error. Note from Eq. (27) that the transfer function is defined only during ϕ_2 . During ϕ_1 , the circuit behaves as a voltage amplifier. Thus high slew-rate op amps could be required. A serious drawback in the integrator of Fig. 16 is the increased offset compared with standard SC integrators. In typical two-integrator loop filters, however, the other integrator is chosen to be offset and low dc gain-compensated, as shown in Fig. 17. The SC integrator integrates by C_1 and C_B , and the hold capacitor C_h stores the offset volt-**Figure 18.** General form of a first-order building block.

Figure 17. Offset and gain-compensated integrator.

age. The voltage across C_h compensates for the offset voltage and the dc gain error of the op amp. Note that the SC inteand grator of Fig. 17 can operate as a noninverting integrator if the clocking in parenthesis is employed. C_M provides a timecontinuous feedback around the op amp. The transfer function, for infinite op amp gain, is given by

$$
H^{oo}(z) = \frac{V_o^o(z)}{V_{\text{in}}^o(z)} = \frac{-C_1}{C_{\text{B}}(1 - z^{-1})}
$$
(28)

$$
V_0^e = -\frac{C_1}{C_F} V_{i_1}^e - \frac{C_2}{C_F} \frac{1}{1 - z^{-1}} V_{i_2}^e + \frac{C_3}{C_F} \frac{z^{-1}}{1 - z^{-1}} V_{i_3}^e \tag{29}
$$

Observe that the capacitor *C*3, and switches are the imple- $H(s) = \frac{a_p}{s-1} \bigg|_{s=0} = \frac{1}{(T/\tau_s)^2}$ (26) mentation of a negative resistor. Also note that if $V_{i_2}^s$ is equal to V_0^e , this connection makes the integrator a lossy one. In

$$
V_0^e \frac{\left(1 + \frac{C_2}{C_F}\right) z - 1}{z - 1} = -\frac{C_1}{C_F} V_{i_1}^e + \frac{C_3}{C_F} \frac{1}{z - 1} V_{i_3}^e
$$
 for $V_{i_2}^e = V_0^e$ (30)

Figure 19. An SC biquadratic section.

$$
H^{ee}(z) = \frac{V_0^e(z)}{V_{\text{in}}^e(z)} = -\frac{(C_5 + C_6)z^2 + (C_1C_2 - C_5 - 2C_6)z + C_6}{z^2 + (C_2C_3 + C_2C_4 - 2)z + (1 - C_2C_4)} \quad \text{and can be chosen with a small value. For the poles, the equation is given by:}
$$

and can be chosen with a small value. For the poles, the equation is given by:\n
$$
H^{ee}(z) = \frac{V_0^e(z)}{V_{\text{in}}^e(z)} = -\frac{(C_5 + C_6)z^2 + (C_1C_2 - C_5 - 2C_6)z + C_6}{z^2 + (C_2C_3 + C_2C_4 - 2)z + (1 - C_2C_4)} \quad \text{and } \frac{V_0^e(z)}{V_0^e(z)} = -\frac{(C_5 + C_6)z^2 + (C_1C_2 - C_5 - 2C_6)z + C_6}{z^2 + (C_2C_3 + C_2C_4 - 2)z + (1 - C_2C_4)} \quad \text{and } \frac{V_0^e(z)}{V_0^e(z)} = -\frac{(C_5 + C_6)z^2 + (C_2C_3 + C_2C_4 - 2)z + (1 - C_2C_4)}{(31)} \quad \text{or } \frac{V_0^e(z)}{V_0^e(z)}
$$

Simple design equations follow:

Low-pass
$$
C_5 = C_6 = 0
$$

High-pass $C_1 = C_5 = 0$
Band-pass $C_1 = C_6 = 0$

the general expression $z^2 - 2r \cos \theta + r^2$, we obtain the following expressions:

$$
C_2 C_4 = 1 - r^2 \tag{32a}
$$

$$
C_2 C_3 = 1 - 2r \cos \theta + r^2 \tag{32b}
$$

For equal voltages at the two integrator outputs and assuming that *Q* is greater than 3 and a high sampling rate (θ = $\omega_{\scriptscriptstyle{\theta_d}} T \ll 1$),

$$
C_2 = C_3 = \sqrt{1 + r^2 - 2r \cos \theta} \approx \omega_{0_d} T \tag{32c}
$$

$$
C_4 = \frac{1 - r^2}{C_2} \cong \frac{1}{Q} \tag{32d}
$$

$$
\frac{C_{\text{max}}}{C_{\text{min}}} = \text{max}\left[\frac{C_1}{C_2}, \frac{C_1}{C_4}\right] = \text{max}\left\{\frac{1}{\omega_{0_d}T}, Q\right\} \tag{33}
$$

The building block of Fig. 18 is the basis of higher order fil- In particular cases, this capacitance spread is prohibited. For ters. An illustrative example follows. Such cases the SC integrators shown in Figs. 16 and 17 replace the conventional building blocks. This combination **SC Biquadratic Sections** yields the practical SC biquadratic section shown in Fig. 20. The circuit shown in Fig. 19 implements any pair of poles and
zeros in the z-domain. For $C_A = C_B = 1$,
zeros in the z-domain. For $C_A = C_B = 1$, and can be chosen with a small value. For the poles, compar-

$$
\frac{C_2 C_3}{C_A + C_B} = 1 + r^2 - 2r \cos \theta
$$
 (34a)

Low-pass
$$
C_5 = C_6 = 0
$$

$$
\frac{C_A'C_2C_4}{C_{A_1}C_AC_B} = 1 - r^2
$$
 (34b)

where $C_{A_1} = C_A' + C_A''$. Simple design equations are obtained Comparing the coefficients of the denominator of Eq. (31) with by assuming a high sampling rate, a large *Q*, and $C_2 = C_3 =$

$$
C_A + C_B \cong \frac{1}{\omega_{\text{od}}T} \tag{35a}
$$

$$
C_A'' \cong Q\omega_{\text{od}}T - 1\tag{35b}
$$

Another common use of SC filters is high-frequency applications. In such cases a structure with a minimum gain-bandwidth product (GB = $\omega_{\rm n}$) is desirable. This structure is shown in Fig. 21 and is often called a decoupled structure. It is worth mentioning that two SC architectures can have ideally the same transfer function, but with real op amps, their fre-The capacitance spread for a high sampling rate, $C_A = 1$, and
a high of reducing GB effects in SC filters is to avoid a direct
a high Q is expressed as
connection between the output of one op amp to the input of another op amp. It is desirable to transfer the output of an op amp to a grounded capacitor and, in the next clock phase, transfer the capacitor charge into the op amp input. More dis-

Figure 20. An improved capacitance area SC biquadratic section.

Figure 21. A decoupled SC biquadratic section.

cussion on ω_u effects is in the next section. Analysis of Fig. 21 The actual center frequency suffers small deviations: yields the following expressions:

$$
r^2 = \frac{1 + a_9}{1 + a_8} \tag{36a}
$$

$$
2r\cos\theta = \frac{2 + a_8 + a_9 - a_2a_7}{1 + a_8} \tag{36b}
$$

If the input is sampled during ϕ_2 and held during ϕ_1 , the ideal **Finite OP AMP Gain-Bandwidth Product.** The op amp band-
Finite OP AMP Gain-Bandwidth Product. The op amp band-
width is very critical for high-fre

$$
H^{e}(z) = \frac{V_{0}^{e}(z)}{V_{i}^{e}(z)}
$$

= $\left(\frac{-a'_{5}}{1+a_{8}}\right) \left(\frac{z^{2} - z(a'_{5} + a_{5} - a_{1}a_{2})/a'_{5} + a_{5}/a'_{5}}{z^{2} - z\frac{2+a_{8} + a_{9} - a_{2}a_{7}}{1+a_{8}} + \frac{1+a_{9}}{1+a_{8}}}\right)$ (37)

mize the biquad performance. A simple set of design equa-

$$
a_8 = \frac{(1+a_9) - r^2}{r^2} \tag{38a}
$$

$$
a_2 = a_7 = \sqrt{\frac{1 + r^2 - 2r \cos \theta}{r^2} (1 + a_9)}
$$
 (38b)

Under a high sampling rate and high *Q*, the following expressions are obtained: where V_{od} is the desired output which is a function of the ini-

ω ogy-dependent voltage divider, 0 - 1. ⁰ ∼= *fc a*2*a*⁷ 1 + *a*⁸ (39a)

$$
Q \cong \sqrt{\frac{a_2 a_7 (1 + a_8)}{a_8 - a_9}}\tag{39b}
$$

The effect of finite op amp dc voltage gain A_0 in a lossless SC integrator is to transform a lossless integrator into a lossy one. This degrades the transfer function in amplitude and phase. Typically the magnitude of deviation due to the inte- This rule is based on the fact that five times constants are phase deviation from the ideal integrator has a very impor- of error of less than 1%. tant influence on overall performance. When real SC integrators are used to build a two-integrator biquadratic filter, **Noise and Clock Feedthrough** the actual quality factor becomes

$$
Q_{\rm A} = \frac{1}{\frac{1}{Q} + \frac{2}{A_0}} \cong \left(1 - \frac{2Q}{A_0}\right) Q \tag{40}
$$

SWITCHED CAPACITOR NETWORKS 175

$$
\omega_{o_A} = \frac{A_0}{1 + A_0} \omega_o \tag{41}
$$

We can conclude that the ω_0 deviations are negligible. However, the *Q* deviations are significant depending on the *Q* and A_0 values.

analysis is carried out when the op amp voltage gain is modeled with one dominant pole that is,

$$
A_V(s) = \frac{A_0}{1 + s/\omega_3} = \frac{A_0 \omega_3}{s + \omega_3} = \frac{\omega_0}{s + \omega_3} \approx \frac{\omega_0}{s}
$$
(42)

where A_0 is the dc gain, ω_u is approximately the unity-gain bandwidth, and ω_3 is the op amp bandwidth. Also, it is as-The capacitor $a_9C'_0$ can be used as a design parameter to opti-
mize the biquad performance. A simple set of design equa-
The analysis taking into account $A_v(s)$ is rather cumbersome tions follows: because the op amp input-output characterization is a continuous-time system modeled by a first-order differential equation and the rest of the SC circuit is characterized by discrete-time systems modeled by difference equations. The step response of a single op amp SC circuit to a step input applied at $t = t_1$ is given by

$$
V_o(t) = V_o(t_1)e^{-(t-t_1)\alpha\omega_u} + V_{od}\{1 - e^{-(t-t_1)\alpha\omega_u}\}\tag{43}
$$

tial conditions, inputs, and filter architecture and α is a topol-

and
$$
\alpha = \frac{\sum C_f}{\sum_i C_i}
$$
 (44)

where the *C_f* sum consists of all feedback capacitors connected directly between the op amp output and the negative input A tradeoff between *Q*-sensitivity and total capacitance is terminal and the C_i sum is over all capacitors connected to the negative op amp terminal. Note that the $\alpha \omega_u$ product de-A tradeon between Q -sensitivity and total capacitance is the negative op amp terminal. Note that the $\alpha\omega_u$ product degiven by a_8 and a_9 . termines the rise time of the response, therefore both α and ω should be maximized. For the multiple op amp case, the basic concept prevails. For the common case where $t - t_1 =$ **EFFECTS OF THE OP AMP FINITE PARAMETERS** basic concept prevails. For the common case where $t - t_1 =$
 $T/2$ at the end of any clock phase, the figure of merit to be **Finite Op Amp dc Gain Effects Finite Op Amp** dc Gain Effects **Finite Op** Amp dc Gain Effects **Finally** $\frac{1}{2}$ **Finite O**

$$
\alpha T \omega_{\rm u}/2 \ge 5 \tag{45}
$$

grator amplitude variation is not critical. By contrast, the required to obtain a steady-state response with a magnitude

The lower range of signals processed by electronic devices is limited by several unwanted signals at the circuit output. The rms values of these electrical signals determine the noise level of the system, and it represents the lowest limit for the incoming signals to be processed. Input signals smaller than

the noise level, in most of the cases, cannot be driven by the circuit. The most critical noise sources are those due to (1) the elements used (transistors, diodes, resistors, etc.); (2) the noise induced by the clocks; (3) the harmonic distortion components generated by the intrinsic nonlinear characteristics of the devices; and (4) the noise induced by the surrounding circuitry. In this section, types (1), (2) and (3) are considered. The noise generated by the surrounding circuitry and coupled to the output of the switched-capacitor circuit is further reduced by using fully differential structures.

Noise Due to the MOSFET. In an MOS transistor, noise is generated by different mechanisms but there are two dominant noise sources, channel thermal noise and 1/*f* or flicker noise. A discussion of the nature of these noise sources follows.

Thermal Noise. The flow of the carriers caused by drain- **Figure 22.** A folded-cascade operational transconductance amplifier. source voltage takes place on the source-drain channel, most like in a typical resistor. Therefore, thermal noise is generated because of the random flow of the carriers. For an MOS transistor biased in the linear region, the spectral density of (folded cascade OTA) is shown in Fig. 22. To compute the

$$
V_{\text{each}}^2 = 4kTR_{\text{on}} \tag{46}
$$

degrees Kelvin), respectively. In saturation, the spectral noise *ⁱ* density is calculated by the same expression but with R_{on} equal to $2/3g_m$, where g_m is the small signal transconductance of the transistor. where G_m (equal to g_{m1} at low frequencies) is the OTA trans-

This type of noise is mainly caused by the imperfections in the silicon-silicon oxide interface. The surface states and the traps in this interface randomly interfere with the charges flowing through the channel. Hence the noise generated is strongly dependent on the technology. The 1/*f* noise (flicker noise) is also inversely proportional to the gate area because The noise contributions of transistors M_3 and M_4 are very with larger areas, more traps and surface states are present small compared with the other com

$$
V_{\text{eq1/f}}^2 = \frac{k_F}{WLf} \tag{47}
$$

respectively. The spectral noise density of an MOS transistor because of current substraction. The spectral density is composed of both components. Therefore the input referred total output referred noise current is approx is composed of both components. Therefore the input referred spectral noise density of a transistor operating in its saturation region becomes *i*

$$
V_{\text{eq}}^2 = \frac{8}{3} \frac{kT}{g_m} + \frac{k_F}{W L f} \tag{48}
$$

Op Amp Noise Contributions. In an op amp, the output referred noise density is composed of the noise contribution of all transistors. Hence the noise level is a function of the op amp architecture. A typical unbuffered folded-cascade op amp

the input referred thermal noise is approximated by noise level, the contribution of each transistor must be evaluated. This can be done by obtaining the OTA output current *generated by the gate referred noise of all the transistors. For* instance, the spectral density of the output referred noise curwhere R_{on} , k, and T are the drain-source resistance of the result due to M_1 is straightforwardly determined because the transistor, the Boltzmann constant, and the temperature (in

$$
i_{o1}^2 = G_m^2 V_{\text{eq}1}^2 \tag{49}
$$

conductance and v_{eq1} is the input referred noise density of M_1 . Similarly, the contributions of M_2 and M_5 to the spectral **1/***f* **Noise** density of the output referred noise current are given by

$$
i_{o2}^2 = g_{m2}^2 v_{\text{eq}2}^2
$$

\n
$$
i_{o5}^2 = g_{m5}^2 v_{\text{eq}5}^2
$$
\n(50)

with larger areas, more traps and surface states are present small compared with the other components because their
and some averaging occurs. The spectral density of the input noise drain current, due to the source degene and some averaging occurs. The spectral density of the input noise drain current, due to the source degeneration implicit referred $1/f$ noise is commonly characterized by in these transistors, is determined by the equivale in these transistors, is determined by the equivalent conductance associated with their sources instead of by their transconductance. Because the equivalent conductance in a saturated MOS transistor is much smaller than the transistor transconductance, this noise drain current contribution can where the product of *WL*, f, and k_F are the gate area of the be neglected. The noise contribution of M_6 is mainly common-
transistor, the frequency in hertz, and the flicker constant mode noise. Therefore it is almo transistor, the frequency in hertz, and the flicker constant, mode noise. Therefore it is almost canceled at the OTA input respectively. The spectral noise density of an MOS transistor because of current substraction. The

$$
i_0^2 = 2[G_m^2 v_{\text{eq}}^2 + g_m^2 v_{\text{eq}}^2 + g_m^2 v_{\text{eq}}^2] \tag{51}
$$

The factor 2 is the result of the pairs of transistors M_1 , M_2 , and $M₅$. From this equation, the OTA input referred noise density becomes

$$
V_{\text{OTAin}}^2 = 2v_{\text{eq1}}^2 \left[1 + \frac{g_m^2 2v_{\text{eq2}}^2 + g_m^2 v_{\text{eq5}}^2}{G_m^2 v_{\text{eq1}}^2} \right] \tag{52}
$$

According to this result, if G_m is larger than g_{m2} and g_{m5} , the OTA input referred noise density is mainly determined by the OTA input stage. In that case and using Eq. (48), Eq. (52) yields

$$
V_{\text{OTAin}}^{2} \cong 2V_{\text{eq1}}^{2} = V_{\text{equ1/f}}^{2} + 4kTR_{\text{eqth}} \tag{53}
$$

where the factor 2 has been included in $V_{eq1/f}$ and R_{eqth} . In Eq. (47), v_{eq}/f is the equivalent $1/f$ noise density and R_{eq}/f is the equivalent resistance for noise, equal to $4/3g_m$.
Figure 23. Typical switched-capacitor, lossless integrator.

Noise in a Switched-Capacitor Integrator

In a switched-capacitor lossless integrator, the output re-
ferred noise density component due to the OTA is frequency \mathcal{O}_{P_1} is connected between two low-impedance nodes, C_{P_2} is con-
limited by the gain-bandwi grator, the OTA high-frequency noise is folded back into the integrator baseband. In the case of the SC integrator and assuming that the flicker noise is not folded back, the output referred spectral noise density becomes

$$
v_{\text{oeq1}}^2 = \left[v_{\text{eq1/f}}^2 + 4kTR_{\text{eqth}} \left(1 + \frac{2f_u}{f_c} \right) \right] |1 + H(z)|^2 \tag{54}
$$

$$
v_{\text{oeq1}}^2 = \left[v_{\text{eq1/f}}^2 + 4kTR_{\text{eqth}} \left(1 + \frac{2f_u}{f_c} \right) \right] |H(z)|^2 \tag{54b}
$$

transistors. These transistors are biased in the cutoff and
ohmic region for open and closed operations, respectively. In the cutoff region, the drain-source resistance of the MOS transistor is very high. Then the noise contribution of the where $v_i(t_0)$ is the input voltage just at the end of the previous switch is confined to very low frequencies and it can be con- clock phase. Observe from Eq. (56) that the addition of the sidered a dc offset. This noise contribution is one of the most charges stored on C_S and C_{P3} is conserved. During the next fundamental limits for the signal-to-noise ratio of switched-clock phase, $v_x(t) = 0$, and both capacitors C_s and C_{P3} transfer

Clock Feedthrough

Another factor that limits the accuracy of switched-capacitor networks is the charge induced by the switch clocking. These charges are induced by the gate-source capacitance, the gatedrain capacitance, and the charge stored in the channel when the switch is in the on state. Furthermore, some of these charges depend on the input signal and introduce distortion in the circuit. Although these errors cannot be canceled, there are some techniques to reduce these effects.

Analysis of clock feedthrough is very difficult because it depends on the order of the clock phases, the relative delay of the clock phases, and also on the speed of the clock transis- **Figure 24.** MOS Switches: Charge induced due to the clocks: (a) if tions. For instance, in Fig. 23 let us consider the case when ϕ_1 goes down before ϕ'_1 and (b) if ϕ'_1 goes down before ϕ_1 .

limited by the gain-bandwidth product of the OTA. To avoid
misunderstandings, in this section f_u (the unity gain fre-
quency of the OTA in Hertz) is used instead of ω_u (in radians
per second). Because f_u must be hi off, $\phi_1 < v_i + V_T$, and charge conservation at node v_x leads to

$$
v_x = v_i + \frac{C_{P2}}{C_S + C_{P2}} (V_{SS} - v_i - V_T)
$$
(55)

where V_{SS} is the low level of ϕ_1 and ϕ_2 . During the next clock phase, and both capacitors C_{P2} and C_S are charged to v_x , and this charge is injected to C_l . Thus, an integrator time constant where the folding factor is equal to f_u/f_c) and $H(z)$ is the z-
domain transfer function of the integrator. The factor $2f_u/f_c$ is the z-
domain transfer function of the integrator. The factor $2f_u/f_c$ is domain transfer function of the integrator. The factor $2f_u/f_c$ is
the result of both positive and negative foldings. Typically,
the frequency range of the signal to be processed is around
and below the unity-gain frequenc

Let us consider the case when ϕ_1 is opened before ϕ'_1 , as $v_{\text{oeq1}}^2 = \left[v_{\text{eq1/f}}^2 + 4kTR_{\text{eqth}} \left(1 + \frac{2f u}{f} \right) \right] |H(z)|^2$ (54b) shown in Fig. 24(b). Before M₁ turns off, $V_x = -v_i$, and $v_y =$ 0. When M_1 is off, $V_{SS} < \phi_1 < v_i + V_T$, the charge is recombined **Noise from Switches.** In switched-capacitor networks, among C_S , C_{P1} , C_{P2} , and C_{P3} . After the charge redistribution, switches are implemented by single or complementary MOS the charge conservation at node v

$$
C_S[v_x(t) - v_y(t)] - C_{p_3}v_y(t) = C_S v_i(t_0)
$$
\n(56)

 $\text{capacitor networks.} \hspace{2.2cm} \text{the ideal charge} - C_{\text{s}} v_i(t_0) \text{ to } C_1, \text{making the clock-feed through-}$ induced error negligible. The conclusion is that if the clock

$$
\Delta Q = C_{\rm GSO}(V_{\rm SS} - V_T) \tag{57}
$$

In this case, V_T does not introduce distortion because v_y is almost at zero voltage for both clock phases. The main effect DESIGN CONSIDERATIONS FOR LOW-VOLTAGE, of C_{GSO} is to introduce an offset voltage. The same analysis **SWITCHED-CAPACITOR CIRCUITS** reveals that the bottom

Dynamic range is defined as the ratio of the maximum signal **Low-Voltage Operational Amplifiers** that the circuit drives without significantly distorting the The implementation of op amps for low voltage applications
noise level. The maximum distortion tolerated by the circuit is not a fundamental limitation as long

$$
v_{o\,\text{max}} \cong V_{R2} + V_{TP3} \tag{58}
$$

$$
v_{o\,\text{max}} \cong V_{\text{DD}} - 2V_{\text{DSATP}}\tag{59}
$$

where V_{DSATP} is the source-drain saturation voltage for the P tor M_6 goes to the triode region. For large signals, however, transistors M_2 (M_3) and M_3 . A similar expression is obtained the variations of the input signal produce variations at the for the lowest limit. Assuming a symmetrical output stage, source voltage of $M₁$. These variations are of the order of from Eq. (59), the maximum rms value of the OTA output

$$
v_{\text{ORMS}} \cong (V_{\text{DD}} - 2V_{\text{DSATP}})/\sqrt{2}
$$
\n(60)\n
$$
0.25 > 2.44(V_{\text{GS1}} - V_{T1}) + V_{\text{DSAT6}} \tag{63}
$$

ered and if the most important term of Eq. (60) is retained, the dynamic range of the single-ended, switched-capacitor integrator becomes

$$
DR \cong \frac{(V_{DD} - 2V_{DSATP})}{2\sqrt{2kT/C_1}}
$$
\n(61)

At room temperature operation, this equation reduces to the following expression

$$
DR \cong 5.5 \times 10^9 \sqrt{C_I} (V_{DD} - 2V_{DSATP})
$$
 (62)

phase ϕ_1' is a bit delayed, then ϕ_1 the clock-induced error is According to this result, the dynamic range of the switchednegligible. This is also true for clock phases ϕ_2 and ϕ'_2 . capacitor integrator is reduced when power supplies are In Fig. 23, the right hand switches also introduce clock scaled down and a minimum number of capacitors are emfeedthrough but unlike the clock feedthrough previously ana- ployed. Clearly, there is a compromise between power conlyzed, which is input-signal-independent. When clock phase sumption, silicon area, and dynamic range. As an example, ϕ_2' decreases, the gate-source overlap capacitor extracts the for the case of $C_1 = 1.0$ pF, supply voltages of ± 1.5 V, and following charge from the summing node: neglecting *V*_{DSATP}, the dynamic range of a single integrator is around 78 dB. For low-frequency applications, however, the *dynamic range is lower because of the low-frequency flicker* noise component.

14 offset voltage.

From the previous analysis it can be seen that the clock

feedthrough is reduced by using transistors of minimum di-

feedthrough is reduced by using transistors of minimum di-

mension. This implies mi sion of these topics follows. **Dynamic Range**

60 dB is commonly used. threshold voltage is smaller than $(V_{\text{DD}} - V_{\text{SS}})/2$. This limita-Because the linearity of the capacitors is good enough and if
the harmonic distortion components introduced by the OTA
input stage are small, the major limitation for distortion is
determined by the output stage of the OTA output voltage swing is needed, a complementary output *stage* is desirable. To illustrate the design tradeoffs involved in a design of a low-voltage OTA, let us consider the folded If the reference voltage V_{R2} is maximized, Eq. (45) yields cascade OTA of Fig. 22. For low-voltage applications and $v_{o\,\text{max}} \cong V_{\text{DD}} - 2V_{\text{DSATP}}$ (59) $V_{\text{GS}} - V_T$. For ± 0.75 V applications and $V_T = 0.5$ V, $V_{\text{GS1}} V_{T1}$ + V_{DSAT6} must be lower than 0.25 V, otherwise the transis- \pm 1.44($V_{\text{GS1}} - V_{T1}$). Hence, for a proper operation of the OTA voltage is given by input stage it is desirable to satisfy the following equation:

$$
0.25 > 2.44(V_{\text{GS1}} - V_{T1}) + V_{\text{DSAT6}} \tag{63}
$$

If the in-band noise, integrated up to $\omega = 1/R_{\text{int}}C_1$ is consid-
and ω is the most important term of \mathbf{F}_{α} (60) is notained. effects have to be taken into account. In critical applications,

Table 1. Dimension and Bias Current for the Transistors

Transistor	$W, \mu m/L, \mu m$	I_{BIAS} , mA
\mathbf{M}_1	48/2.4	2.5
\mathbf{M}_{2}	120/2.4	5.0
\mathbf{M}_3	60/2.4	2.5
\mathbf{M}_4	60/4.2	2.5
M ₅	60/4.2	2.5
M_{κ}	60/4.2	5.0

PMOS transistors fabricated in a different well with their
source tied to their own well are used. The dimensioning of
the transistors and the bias conditions are directly related to
the transistors and the bias condition the same. Therefore, the bias current for M_1 , M_3 , M_4 , and M_5
equals 2.5 mA. The bias current for M_2 and M_6 is 5 mA. If
 $V_{\text{CS1}} - V_{T1}$ equals 0.06 V the dimensions of M_1 can be com-
and, after severa

limited by the analog switches rather than by the op amps.

For a single NMOS transistor, the switch resistance is approximated by

$$
R_{\rm DS} = \frac{1}{m_{\rm n}C_{\rm OX}\frac{W}{L}(V_{\rm GS} - V_T)}
$$
(64)

where m_n and C_{OX} are technological parameters. According to Eq. (44) , the switch resistance increases further when V_{GS} approaches V_T . This effect is shown in Fig. 25 for the case V_{DD} = $-V_{\text{SS}}$ = 0.75 V and V_{T} = 0.5 V. From this figure, the **Figure 25.** Typical switch resistance for an NMOS transistor. 0.2 V. However, for a drain-source voltage higher than V_{GS} - V_T , the transistor saturates and no longer behaves as a

Fig. 26(b). In this circuit, the transistors

puted. Similarly, the dimensions of the transistors can be calculated, most of them designed to maximize the output range

culated, most of them designed to maximize the outpu

Analog Switches Analog Switches is in- **Analog Switches** is in- jected to the node through the capacitor C_3 . Because the bot-For low-voltage applications, the highest voltage processed is tom plate of C_2 is connected to ground by M_6 , C_2 is charged to V_{SS} through M_7 . Also, C_1 is charged to $V_{\text{DD}} - V_{\text{SS}}$. Dur-

Figure 26. Voltage doubler: (a) simplified (**a**) (**b**) diagram and (b) transistor level diagram.

ing ϕ_2 , the refresh clock phase, the bottom plate of C_1 is connected to V_{DD} by the PMOS transistor M_2 . Note that if an NMOS transistor is employed, the voltage at the bottom plate of C_1 is equal to $V_{\text{DD}} - V_T$ resulting in lower output voltage. If C_1 is not discharged, the voltage at its top plate is $2V_{\text{DD}}$ - $V_{\rm SS}$ The voltage at node $v_{\rm x}$ approaches $3V_{\rm DD}$ – $2V_{\rm SS}$ volts turning M_3 on and enabling the charge recombination of C_1 and *C*LOAD. As a result, after several clock periods, the output voltage v_0 is equal to $2V_{\text{DD}} - V_{\text{SS}}$. It has to be noted that v_Y is precharged to V_{DD} during this clock phase and that M_7 is off, keeping the voltage v_x high. To avoid discharges, the gate of M_4 is also connected to the bottom plate of C_2 . Thus, M_4 is turned off during the refresh phase. C₁ is equal to $V_{DD} - V_T$ resulting in lower output voltage.

C₁ is not discharged, the voltage at its top plate is $2V_{DD} -$

(M₃ on and enabling the charge recombination of C₁ and
 v_{100} . As a result, after sev

Some results are shown in Fig. 27. For this figure, the volt-
age at the nodes v_x , v_y , and v_0 are depicted. The supply volt-
Frequency (Hz) ages used are V_{DD} = 0.75 V and V_{SS} = -0.75 V. The voltage at node v_x is nearly equal to $3V_{\text{DD}} - 2V_{\text{SS}}$, for this example, equal to 3.75 V. The output voltage nearly equals 2.25 V.

Biquadratic filter. In this section, a second-order band-pass filter is designed. Following are the specifications for this biquad:

A transfer function that realizes this filter is given by the 10 ² following expression:

$$
H(z) = \frac{0.1953(z-1)z}{z^2 - 0.5455z + 0.9229}
$$
(65)

This transfer function is implemented by using the biquad **Reading List** presented before. For the biquad of Fig. 21 and employing $a_1 = a_5 = a_9 = 0$, the circuit behaves as a band-pass filter. P. E. Allen and E. Sánchez–Sinencio, *Switched-Capacitor Circuits*,

Figure 27. Time response of the voltage doubler at start-up. works, *Electron. Lett.,* **27**: 320–322, 1991.

Figure 28. Frequency response of the second-order, band-pass filter.

Equating the terms of Eq. (65) with the terms of Eq. (37) , the following equations are obtained: **Design Example**

$$
a_8 = \frac{1}{0.9229} - 1
$$

\n
$$
a'_5 = \frac{0.1953}{0.9229}
$$

\n
$$
a_2 a_7 = 2 + a_8 - \frac{0.5455}{0.9229}
$$
\n(66)

Solving these equations, the following values are obtained:

$$
a_8 = 0.0835
$$

$$
a'_5 = 0.2116
$$

$$
a_2a_7 = 1.4924
$$

A typical design procedure employs $a_2 = 1$. For this case, the total capacitance is of the order of 32 unity capacitances. The frequency response of the filter is shown in Fig. 28.

- New York: Van Nostrand, 1984.
- R. W. Brodersen, P. R. Gray, and D. A. Hodges, MOS switched-capacitor filters, *Proc. IEEE,* **67**: 61–75.
- R. Castello and P. R. Gray, A high-performance micropower switchedcapacitor filter, *IEEE J. Solid-State Circuits,* **SC-20**: 1122–1132, 1985.
- R. Castello and P. R. Gray, Performance limitations in switched-capacitor filters, *IEEE Trans. Circuits Syst.,* **CAS-32**: 865–876, 1985.
- J. Crols and M. Steyaert, Switched-op amp: An approach to realize full CMOS switched-capacitor circuits at very low power supply voltages, *IEEE J. Solid-State Circuits,* **29**: 936–942, 1994.
- A. I. A. Cunha, O. C. Gouvevia Filho, M. C. Schneider, and C. Galup-Montoro, A current-based model of the MOS transistor, *IEEE IS-CAS,* 1997, pp. 1608–1611.
- R. L. Geiger, P. E. Allen, and N. R. Strader, *VLSI Design Techniques for Analog and Digital Circuits,* New York: McGraw–Hill, 1990.
- R. Gregorian and G. Temes, *Analog MOS Integrated Circuits,* New York: Wiley, 1986.
-
- H. Qiuting, A novel technique for the reduction of capacitance spread in high-Q SC circuits, *IEEE Trans. Circuits Syst.,* **36**: 121–126, 1989.
- B. Razavi, *Principles of Data Conversion System Design,* New York: IEEE Press, 1995.
- J. J. F. Rijns and H. Wallinga, Stray-insensitive sample-delay-hold buffers for high-frequency switched-capacitor filters, *Proc. IEEE/ ISCAS,* June 1991, **3**, 1665–1668.
- E. Sánchez–Sinencio, J. Silva–Martínez, and R. L. Geiger, Biquadratic SC filters with small GB effects, *IEEE Trans. Circuits Syst.,* 876–884, 1984.
- R. Unbehauen and A. Cichocki, *MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems,* Berlin, Heidelberg: Springer-Verlag, 1989.
- E. Vittoz, Very low power circuit design: Fundamentals and limits, *IEEE/ISCAS 93 Proc.,* Chicago, Illinois, May 1993, 1451–1453.
- G. Wegmann, E. A. Vittoz, and F. Rahali, Charge injection in analog MOS switches, *IEEE J. Solid-State Circuits,* **22**: 1091–1097, 1987.

EDGAR SÁNCHEZ-SINENCIO Texas A&M University

SWITCHED-CURRENT TECHNIQUE. See ANALOG IN-TEGRATED CIRCUITS. **SWITCHED FILTERS.** See DISCRETE TIME FILTERS. **SWITCHED NETWORKS.** See DISCRETE TIME FILTERS;

TELEPHONE NETWORKS.