represented by electrical variables. Among these operations, systems operate under the control of one or more periodic one of the most simple, and therefore most common and clock signals. widely used, is the *summation* or addition of signals, with a An alternative form of classification refers to the circuit

many other simple and complex operators are based. For ex- tors, capacitors, analog switches, operational amplifiers, curample, digital processing circuits perform most of their opera- rent conveyors, transistors, operational transconductance amtions from some combination of addition and shifting. plifiers, and the like.

Signal-processing circuits can be classified into two large groups, according to the way in which they perform their pro- **Analog Summation Fundamentals** cessing function: analog and digital processing systems. *Analog* processing systems operate on signals defined over a con- Analog summing circuits are essentially based on Kirchhoff tinuous range or interval. These signals are generally Laws. To be precise, most analog summing circuits rely on associated with the continuous value of some electrical mag-<br>Kirchhoff Current Law (KCL), which can be formul associated with the continuous value of some electrical magnitude of the circuit, like a voltage, current, charge, or mag- follows: The algebraic sum of currents flowing into any netnetic flux defined in connection with some element or electri- work node is zero. According to this law, the summation of cal nodes in the network. Analog summing operations emerge any number of current signals is straightforward. It can be from the basic laws of electromagnetism, Maxwell equations, obtained by simply connecting the circuit branches carrying and in particular their derived result in circuit theory (Kirch- the currents to be added to a common node and allowing an hoff's Laws). On the other hand, *digital* processing systems additional branch for the sum of the currents to flow out of operate over abstract number representations, generally codi-<br>the node. Obviously, the current bran operate over abstract number representations, generally codi-<br>fied as a sequence of digits, without a direct connection to a the nodes available to be connected to the summing node. fied as a sequence of digits, without a direct connection to a the nodes available to be connected to the summing node.<br>
physical magnitude in the network. Possible values of each The Kirchhoff Voltage Law introduces a sim physical magnitude in the network. Possible values of each digit are discrete (two in the typical binary case), and each voltage signals. It can be formulated as follows: The algebraic value is associated to some range of an electrical variable. In sum of the potential drops around any loop is zero. According these cases, summation follows algorithmic rules not related to this law, the summation of voltage signals is also straightto circuit theory. forward and can be obtained from a series connection of the

cal input signals  $(x_1, x_2, \ldots, x_N)$ , providing an electrical out-

$$
x_{\rm S} = x_1 + x_2 + \dots + x_N \tag{1}
$$

constant or *scaling,* is often found as a constitutive operator and well-known structures. of analog summing circuits, as shall be seen, even when all Because summation is linear by definition, voltage-to-curinput signals are of the same nature. The involved constants rent and current-to-voltage transformations should be linear.

are always related to physical properties of one or more circuit elements and, in some cases, to other electrical signals.

The number of analog summing circuits reported in the literature is extremely large. Therefore, a classification is mandatory for their discussion. This classification can be made according to the nature of the signals to be added (current or voltage) and also by the nature of the output signal.

Another distinctive property is the way in which the time evolution of the input signals is taken into account: continuous-time or sampled-data systems. Although in either case the expected input and output signals are continuous in amplitude (i.e., analog), *continuous-time* signals are defined at any instant within some time interval, and the corresponding **SUMMING CIRCUITS** systems operate continuously in time. On the other hand, the information carried by *discrete-time* signals is defined only for Electronic systems perform operations on information signals discrete-time instants, and the corresponding sampled-data

large range of variations. technique employed to find the summing circuit, in particular Signal addition is a fundamental operation upon which to the type of elements required for its implementation: resis-

pair of terminals between which the incoming voltage signals ANALOG ADDERS **ALLOG ADDERS** are defined. Because the incoming voltage sources are con-<br>mected in series, they must be "floating," that is, the voltage drops must be insensitive to a shift of their terminal voltages<br>**Introduction** with respect to an arbitrary reference level.

An electronic analog adder operates over two or more electri-<br>
cal input signals  $(x_1, x_2, \ldots, x_n)$  providing an electrical out-<br>
proaches are possible, voltage signals found in most electronic put signal  $x_s$ , which is the sum of the former state is the circuits are defined as the potential at a particular node measured from a common ground reference: therefore, floating *x* voltage signals are not usual. For this reason, most analog summing circuits rely on KCL, as stated previously.

The electrical signals involved may be of the same or different Still, KCL-based summing circuits can operate on voltage nature (voltage, current, charge, flux). Often, input signals signals, as long as the incoming voltages are transformed into are all of the same type. If signals of different nature are com- currents, added at a common node, and the resulting current bined, appropriate constants must be introduced to maintain transformed again into a voltage. This is the most common a proper dimensionality (1). Such signal multiplication by a operation principle of summing circuits, found in traditional

In its simplest form, these transformations can be obtained from linear two-terminal elements, whose constitutive equations are defined as

$$
V = Z \cdot I \qquad \text{or} \qquad I = Y \cdot V \tag{2}
$$

where *Z* and *Y* are the impedance and admittance of the twoterminals element, respectively. It is obvious that  $Z = 1/Y$ .

Figure 1 shows a conceptual example of voltage-signals summation based on KCL. Simple analysis results in the fol-<br>lowing expression for the output voltage:<br>ing factors become interdependent.

$$
V_{o} = \sum_{i=1}^{N} \frac{Z_{F}}{Z_{i}} V_{i} = \sum_{i=1}^{N} \frac{Y_{i}}{Y_{F}} V_{i}
$$
(3)

 $N_s$  according to KCL. The resulting current  $I_s$  is reproduced by the current-controlled current-source (CCCS) and linearly transformed into the output voltage  $V_0$  with the help of element  $Z_F$ . Note that the output voltage represents a weighted summation of the input voltage signals, all of them defined with respect to a common voltage reference.

The intermediate transformation into currents results in<br>different scaling factors or *weights*  $W_i$  for each input signal<br>Now, however, the scaling factors associated with the differ-

$$
W_i = \frac{Y_i}{Y_{\rm F}} = \frac{Z_{\rm F}}{Z_i} \tag{4}
$$

$$
V_{\text{o}} = \sum_{i=1}^{N} W_i V_i \tag{5}
$$

control for the output signal. Scaling weights and global gain vices and linear resistors as two-terminal elements. Other control introduce a large flexibility in these summing opera- simple two-terminal elements can also be employed (e.g., ca-<br>tors. Some of these canabilities rely on an active element (in pacitors), although special consider tors. Some of these capabilities rely on an active element (in pacitors), although special considerations are required. In this example a CCCS) to implement a virtual ground at node what follows, we assume the use of line this example a CCCS) to implement a virtual ground at node  $N_s$ , which in turn allows the transformation of current  $I_s$  into for simplicity.<br>the output voltage without altering the individual currents The resulting circuit is shown in Fig. 3. In this circuit, curthe output voltage without altering the individual currents



**Figure 1.** Conceptual example of voltage-signals summation based put element is used as an additional input. on KCL. This is the underlying fundamental of most analog sum- The circuits in Figs. 3–Fig. 5 are restricted to ''same-sign'' ming circuits. When a summing circuit with both positive and neg-



 $I_i$ . This will be illustrated in connection with Fig. 2, a simplified version of Fig. 1 in which the active element has been Elements  $Z_1$  to  $Z_N$  perform a linear transformation of the in-<br>put voltages into currents. These currents are added at node

$$
V_{o} = \frac{\sum_{i=1}^{N} Y_{i} V_{i}}{\sum_{i=1}^{N} Y_{i} + Y_{F}}
$$
(6)

ent input signals cannot be controlled independently. Furthermore, in the simplest case in which all elements are resistors, the weighting factors will all be smaller than one. In addition, the effect of the external load on the output voltage allowing the output voltage to be expressed as lated reasons, most analog summing circuits employ some and other retype of active element.

## **Analog Summing Circuits with Operational Amplifiers**

A simple and well-known alternative for a practical imple-The impedance  $Z_F$  of the output element provides a "gain" mentation of Fig. 1 uses operational amplifiers as active de-

> rent *I<sub>s</sub>* flows from the virtual ground node toward the output terminal, resulting in a sign inversion in the summing operation. This summing circuit, in which all weights are negative, is commonly referred to as an inverting configuration.

> Positive weights can be achieved by several means, the simplest of them being the use of an additional inverting configuration with a single input (i.e., an inverting amplifier), as shown in Fig. 4.

> Another alternative results from the combination of the circuit in Fig. 2 with a noninverting amplifier. This solves the restriction on the weights to values smaller than unity and provides the necessary driving capability for the output voltage. The resulting circuit, commonly known as a noninverting configuration, is shown in Fig. 5. Note that the grounded in-



ational amplifiers (inverting configuration).



Figure 4. Positive-weight summing circuit using two inverting configurations.



$$
V_{o} = \left(1 + \frac{G_{-}}{G_{F}}\right) \frac{\sum_{i=1}^{N} G_{i} V_{i}}{\sum_{i=1}^{N} G_{i}}
$$

 $W_i = (1 +$ *Gi Gi i* = 1 *N* Σ *G*–  $G_{\mathsf{F}}$ 







**Figure 6.** Generalized summing circuit based on an operational amplifier.

inverted at the expense of an additional active element per previous case, different configurations with positive and negainverted input. Another alternative is the use of the so-called tive weights can be obtained. *generalized adder,* obtained from a combination of the in- Figure 7 shows a noninverting [Fig. 7(a)] and an inverting

As with Fig. 3, negative weights are given by the ratio of the input  $G_i^-$  to the feedback  $G_F$  conductances and are inde- and CC<sup>-</sup> for the inverting counterpart. pendent of each other. On the other hand, positive weights depend on all input conductances. In order to eliminate this inversion can be achieved at the expense of an additional CC drawback, two additional elements  $Z_0^{\scriptscriptstyle +}$  and  $Z_0^{\scriptscriptstyle -}$ 

$$
\frac{G_{\rm F} + \sum_{j=0}^{M} G_j^{-}}{\sum_{i=0}^{N} G_i^{+}} = 1
$$
\n(7)

$$
V_{o} = \sum_{i=1}^{N} W_{i}^{+} V_{i} - \sum_{j=1}^{M} W_{j}^{-} V_{j}^{-}
$$
 (8)

with positive and negative weights having similar expressions

$$
W_i^+ = \frac{G_i^+}{G_{\rm F}} \qquad \text{and} \qquad W_j^- = \frac{G_j^-}{G_{\rm F}} \tag{9}
$$

$$
1 + \sum_{j=1}^{M} W_j^- + \frac{G_0^-}{G_{\rm F}} = \sum_{i=1}^{N} W_i^+ + \frac{G_0^+}{G_{\rm F}} \tag{10}
$$

$$
1 + \sum_{j=1}^{M} W_j^- < \sum_{i=1}^{N} W_i^+ \tag{11}
$$

we can select  $G_0^+ = 0$  and

$$
G_0^- = G_{\rm F} \left( \sum_{i=1}^N W_i^+ - \sum_{j=1}^M W_j^- - 1 \right) \tag{12}
$$
 and  $Z_0^-$  are chosen to verify

On the other hand, if Eq. (11) is not true, we can select  $G_0^-$  = 0 and

$$
G_0^+ = G_{\rm F} \left( 1 + \sum_{j=1}^{M} W_j^- - \sum_{i=1}^{N} W_i^+ \right) \tag{13}
$$

Therefore, only one element among  $Z_0^+$  and  $Z_0^-$  is actually required.

### **Summing Circuits Using Current Conveyors**

The use of current conveyors (see CURRENT CONVEYORS) as the required active element in Fig. 1 results in a new family of summing circuits. Indeed, because current conveyors (CC) perform as current-controlled current-sources, the resulting

ative weights is required, some of the input signals can be circuits are in fact direct implementations of Fig. 1. As in the

verting and noninverting configurations in Figs. 3 and 5. The [Fig. 7(b)] configuration. Both of them are possible with either resulting circuit and its transfer function are shown in Fig. 6. type I or type II CCs. The two configurations differ only in the "sign" of the  $CCs$ :  $CC<sup>+</sup>$  for the noninverting configuration

If either  $CC^+$  or  $CC^-$  are not available, the necessary sign of either sign, as shown in Fig. 8. Note that the sign-inverter to allow for the possibility of making  $\qquad \qquad$  in Fig. 8(a) operates on a voltage signal. Its input impedance is high; therefore, it may be connected to any circuit node without affecting its behavior. On the other hand, inverting stages in Fig. 8(b, c) operate on currents and thus should be inserted in series at the output of the CC in Fig. 7, whose loading element  $Z_F$  must be eliminated.

The combination of the circuits in Figs. 7 and 8 results in either inverting or noninverting summing circuits realizable which allows the transfer function of the generalized adder to with any type of CC. If positive and negative weights are re-<br>be expressed as  $\frac{1}{2}$  on the same summing device we can use inverters at quired on the same summing device, we can use inverters at specific inputs, or a generalized adder architecture based on CCs. Figure 9(a) shows an implementation based on CCI of either sign. Indeed, the output of the CCI is not used. Note that its transfer function would be identical to Eq. (8) if

$$
\sum_{i=0}^{N} G_i^+ - \sum_{j=0}^{M} G_j^- = G_{\mathcal{F}}
$$
\n(14)

Note that Eq. (7) can also be written as where  $G_F$  is an arbitrary normalization conductance, not associated to any element, that plays the role of  $G_F$  in Eq. (9). Elements  $\rm Z_0^+$  and  $\rm Z_0^-$  in Fig. 9(a) serve the purpose of achieving Eq.  $(14)$ . As with opamp-based adders, only one of these elements is required.

The design equations required to obtain the different *Gi* Therefore, if values are identical to those obtained for the generalized adder in Fig. 6.

Figure 9(b) shows a generalized adder based on a CCII and its transfer function. The positive signed expression is obtained if a CCII<sup>+</sup> is employed, whereas the negative sign cor-<br>we can select  $G_0^+ = 0$  and<br>responds to the use of a CCII<sup>-</sup> In either case, the transfer responds to the use of a CCII<sup>-</sup>. In either case, the transfer function can again be expressed in the form of Eq. (8) if  $\mathrm{Z}_{\scriptscriptstyle{0}}^{\scriptscriptstyle{+}}$ 

$$
\sum_{i=0}^{N} G_i^+ = \sum_{j=0}^{M} G_j^- \tag{15}
$$

As in the previous case, only one of both impedances are needed. If

$$
\sum_{j=1}^{M} W_j^- < \sum_{i=1}^{N} W_i^+ \tag{16}
$$

 $_0^+=0$  and

$$
G_0^- = G_{\rm F} \left( \sum_{i=1}^N W_i^+ - \sum_{j=1}^M W_j^- \right) \tag{17}
$$



**Figure 7.** Summing circuits using a single current conveyor: (a) noninverting configuration and (b) inverting configuration.

Otherwise, we can select  $G_0 = 0$  and

$$
G_0^+ = G_{\rm F} \left( \sum_{j=1}^M W_j^- - \sum_{i=1}^N W_i^+ \right)
$$
 (18) Figure 11 shows a gene  
transfer function is given by

An important remark concerning the presented summing circuits with CCs is that, because the output impedance of the current conveyor is high, any current drain from the output node  $V_0$  would result in deviations from the expected behav- where the weights are given by transconductances ratio ior. If a low impedance load is to be driven by  $V_0$ , a buffer will  $W_i^+$ 

# **Summing Circuits Using Operational**

The use of operational transconductance amplifiers (OTA) as<br>active elements constitutes by itself a general technique for<br>buffer will be required if low impedances are to be driven. the realization of analog circuits, with special relevance in<br>integrated circuit (IC) realizations. Summing devices are eas-<br>ily realized with this circuit technique.<br>Ily realized with this circuit technique.

Figure 10(a) shows the symbol and transfer function of an Switched-capacitor (SC) techniques substitute continuouswhereas the "resistor" configurations in Fig. 10 allow the in- are often referred to as even and odd. verse transformation. Therefore, we have all elements re- The operation of an SC summing circuit can be described quired to realize a summing structure. In addition, the differ- in general as follows: given a set of voltage signals to be

ential input of the OTAs allow the realization of either-sign weights by simply swapping the input nodes.

Figure 11 shows a generalized adder structure, whose

$$
V_{o} = \sum_{i=1}^{N} W_{i}^{+} V_{i} - \sum_{j=1}^{M} W_{j}^{-} V_{j}^{-}
$$
 (19)

$$
W_i^+ = \frac{g_{mi}^+}{g_{mF}} \qquad \text{and} \qquad W_j^- = \frac{g_{mj}^-}{g_{mF}} \tag{20}
$$

**Transconductance Amplifiers** which can be made highly insensitive to variations in the IC<br>The use of constituted transcenductance curelifiers (OTA) as fabrication process. As with CC-based realizations, an output

OTA. Its differential input provides a large flexibility in the time current flow by periodic charge-package transferences. realization of most operators, including positive and negative In their simplest and most common form, SC circuits are conresistors, as shown in Figs. 10(b, c). OTAs by themselves pro- trolled by a pair of nonoverlapped clock signals defining two vide a direct transformation of voltages into currents, alternating configurations of the circuit. These two ''phases''



**Figure 8.** Sign inverters using current conveyors: (a) inverter using a CCII<sup>+</sup>, (b) inverter using a CCII<sup>-</sup>, and (c) inverter using either a positive or a negative CCI.



**Figure 9.** Generalized adders using current conveyors: (a) using CCI and (b) using CCII.

added, each of them is periodically sampled, during one of the clock phases, in a linear capacitor. The resulting charge packages are added in a common node and transformed into a packages are added in a common node and transformed into a<br>voltage during the same or the next clock phase using another (21) capacitor. Note that the underlying operation principle is<br>identical to that of the previous continuous-time circuits, ex-<br>cept that current flows are replaced by periodic discrete-time<br>capacitor charges at the end of two charge transferences, which indeed may be considered as a current flow from a time-averaged perspective.

Figure 12(a) shows a set of SC input branches. In the oddto-even phase transition, a charge package  $\Delta Q^{\circ\circ}$ , equal to the sum of the charge variations in each capacitor, flows to a virtual ground node. The value of  $\Delta Q^{\circ\circ}$  is easily obtained applying the charge-conservation principle, yielding



**Figure 10.** (a) Symbol and transfer function of an operational transconductance amplifier. (b) Implementation of a grounded resistor us ing an OTA with negative feedback. (c) Implementation of a grounded negative resistor using an OTA with positive feedback. **Figure 11.** Generalized adder circuit based on OTAs.







**Figure 12.** (a) Generic input branch of a SC summing circuit. (b) Input branch for SC structures insensitive to opamp offset-voltage.

phases, represented by time-instants  $(n - \frac{1}{2})T$  and  $nT$ , respec-

ground node, as shown in Fig. 12(b), which results in the fol-<br>lowing expression for  $\Delta Q^{\infty}$ , Combinations of the input branche

$$
\Delta Q^{\rm oe} = Q^{\rm e} - Q^{\rm o} = \sum_{i=1}^{N} C_i [V_i^{\rm e}(n) - V_i^{\rm o}(n - \frac{1}{2})] \tag{22}
$$

Results similar to Eqs. (21) and (22) can be obtained for the  $\frac{1}{2}$  case, the output voltage can be obtained from charge package  $\Delta Q^{\circ}$  originated just after the even-to-odd

transition.<br>The transformation of these charge signals into a voltage  $V_i^e = -\Delta Q^{oe}/C_o$  (23) requires a linear capacitor and an active element to implement the required virtual ground. An operational amplifier Note that a sign inversion takes place in the charge-sensing with capacitive feedback is the most common choice, as shown stage. The underlying voltage-charge-voltage transformations in Fig. 13(a). Note that one of the clock phases is used to using capacitors result in the following expression for the ab-

discharge the feedback capacitor and to provide a current tively, where *T* is the clock-signal period. The discrete-time path to the virtual ground node. Therefore, only one of the nature of the processing is therefore evident. charge packages originated by the input branches,  $\Delta Q^{\circ\circ}$  in the Each term in Eq. (21) is given by voltage differences at the example, is actually transformed into a volta Each term in Eq. (21) is given by voltage differences at the example, is actually transformed into a voltage, and the out-<br>two plates of the corresponding capacitor. Although the vir- put signal is valid only during one of two plates of the corresponding capacitor. Although the vir-<br>tual ground only during one of the clock phase, the clock phase is equal to<br>tual ground node is nominally equivalent to ground, the in-<br>during the other clock ph tual ground node is nominally equivalent to ground, the in-<br>put-referred offset voltage of the required active element in-<br>the opamp offset voltage, resulting in large slewing requireput-referred offset voltage of the required active element in-<br>the opamp offset voltage, resulting in large slewing require-<br>troduces a small error. This error will be relevant if the ments from the opamp. Figures 13(b, c) ments from the opamp. Figures  $13(b, c)$  present alternative required accuracy is in the range of 7–8 equivalent bits or charge-sensing stages with lower slewing requirements at the above. Offset-voltage effects can be avoided if one of the plates expense of an increased complexity. above. Offset-voltage effects can be avoided if one of the plates expense of an increased complexity. Other relevant differ-<br>of the capacitor is permanently connected to the virtual ences are related to their particular se ences are related to their particular sensitivity to the finite

> Combinations of the input branches in Fig. 12 and the sensing stages in Fig. 13 result in summing structures insensitive to parasitic capacitances. If Fig. 12(b) is employed, the result is also insensitive to the opamp offset, but only during

$$
V_i^{\rm e} = -\Delta Q^{\rm oe} / C_{\rm o} \tag{23}
$$



Figure 13. Charge-sensing stages insensitive to opamp offset-voltage and stray capacitances: (a) Gregorian stage (2), (b) Maloberti stage (3), and (c) Nagaraj stage (4).

$$
W_i = \frac{C_i}{C_o} \tag{24}
$$

switching configuration of the input branch. Note also that a  $\sigma_0 f$  about 20%. delay of *T*/2 exists for some of the input signals. The delay is related to the sign of the weighting factor, in particular if the **Active Element Offset Voltage.** Mismatch among ideally

The discussion of the preceding circuits has been made, as usual, on the basis of idealized descriptions of circuit elements: *models*. Practice, however, shows that real circuits operation is affected by several "second-order" effects. These include qualitative deviations of components behavior from where  $E_{\text{os}}$  is the opamp offset voltage. their ideal model, systematic and random variations of elec-

Element Tolerances. Electrical parameters of real circuit ample. Using a dominant-pole linear model for the opamp, we components differ from their nominal values as a result of unavoidable manufacturing process inaccuracie tions are generally unpredictable and, therefore, commonly treated as statistical variables. In general, manufacturers provide a tolerance range for representative parameters of electronic components. Typical discrete-component tolerances are in the range of 1 to 20%.<br>Inaccuracies in component values result in deviations in where  $s_p$  is the dominant pole of the summing circuit given by

circuit performances, which may be critical or not depending on specific sensitivities and acceptability margins.

Concerning analog summing circuits, element tolerances result in deviations from the desired weighting factors. In particular, we have seen that weighting factors are generally given by parameter ratios of same-type elements. Using the and GB is the gain-bandwidth product of the opamp (see OP-<br>case of a resistor ratio  $R_o/R_i$  as an example, the actual weight case of a resistor ratio  $R_o/R_i$  as an example, the actual weight  $\frac{ERATIONAL AMPLIFIERS}{ERATIONAL AMPLIFIERS}$ .<br>The application of a step voltage at one of the input signals

$$
W_{\rm i} = \frac{R_{\rm o} + \Delta R_{\rm o}}{R_{\rm i} + \Delta R_{\rm i}} = \frac{R_{\rm o}}{R_{\rm i}} \left( \frac{1 + \frac{\Delta R_{\rm o}}{R_{\rm o}}}{1 + \frac{\Delta R_{\rm i}}{R_{\rm i}}} \right) \approx \frac{R_{\rm o}}{R_{\rm i}} \left( 1 + \frac{\Delta R_{\rm o}}{R_{\rm o}} - \frac{\Delta R_{\rm i}}{R_{\rm i}} \right) \tag{25}
$$

components (assumed equal for simplicity), but they can also summing circuits based on other active devices. be extremely low. Assuming uncorrelated errors in the two An important nonlinear limitation of operational amplifiresistors, it is easy to show that the standard deviation of the ers, known as slew rate, establishes an upper bound for the

solute value of the weighting coefficients: weight will be equal to  $\sqrt{2}$  times the tolerance of the resistors. This is a reasonable assumption when discrete components are being employed. However, when integrated circuits are being formed, same-type components are fabricated simultaneously under extremely similar conditions; therefore, which can be made highly independent of IC fabrication tech-<br>nology variations. As seen from Eqs. (21) and (22), contribu-<br>terms tend to cancel each other and it is not rare to obtain nology variations. As seen from Eqs. (21) and (22), contribu-<br>terms tend to cancel each other, and it is not rare to obtain<br>tions of either sign are possible, depending on the particular<br>accuracies in the order of 0.1% wi accuracies in the order of 0.1% with absolute value tolerances

set-insensitive branch is used.<br>The operational amplifiers in Figs. 12 and 13 can be re-<br>yevens  $OTAs)$  produce deviations in their performance as The operational amplifiers in Figs. 12 and 13 can be re-<br>performance deviations in their performance as<br>placed by operational transconductance amplifiers whenever well. One of the most representative is the so-called input placed by operational transconductance amplifiers whenever well. One of the most representative is the so-called input-<br>the SC circuit drives a capacitive load. This is in fact a com-<br>referred offset voltage Its effect can the SC circuit drives a capacitive load. This is in fact a com-<br>mon practice in IC realizations, in which OTAs are usually dom-value de (direct current) voltage source at one of the inmon practice in IC realizations, in which OTAs are usually dom-value dc (direct current) voltage source at one of the in-<br>advantageous in terms of area and power as compared to tra-<br>put terminals. In analog summing structu advantageous in terms of area and power as compared to tra-<br>ditional, low output-impedance opamps.<br>the output an additional term that is independent of the input the output an additional term that is independent of the input Advanced Considerations in the Design<br>
of Analog Summing Circuits<br>
output of Analog Summing Circuits<br>
output voltage:<br>
output voltage:

$$
V_{\rm o} = \sum_{i=1}^{N} W_{i}^{+} V_{i} - \sum_{j=1}^{M} W_{j}^{-} V_{j}^{-} - \left(1 + \sum_{j=1}^{M} W_{j}^{-}\right) E_{\rm os}
$$
 (26)

trical parameters from their nominal values, additional para-<br>sitic elements, and external interferences. Some of these error<br>sources and their effects on analog summing circuits are de-<br>scribed next.<br>Scribed next.<br>Scribed

$$
V_o(s) = \frac{1}{\left(1 + \frac{s}{s_p}\right)} \left(\sum_{i=1}^N W_i^+ V_i(s) - \sum_{j=1}^M W_j^- V_j^-(s)\right) \tag{27}
$$

$$
s_{\rm p} = \frac{-\text{GB}}{\left(1 + \sum_{j=0}^{M} W_j^{-}\right)}\tag{28}
$$

will thus result in an exponential response characterized by a time constant

$$
\tau = \frac{-1}{s_{\rm p}} = \frac{1}{\rm GB} \left( 1 + \sum_{j=0}^{M} W_j^{-} \right) = \frac{1}{\rm GB} \sum_{i=0}^{N} W_i^{+} \tag{29}
$$

Note that relative weight deviations are given by the differ- where we have used the design Eq. (7). Note that system reence of the relative error of the two resistors. Therefore, ex- sponse-time increases with the sum of either positive or negatreme deviations may be as large as twice the tolerance of the tive weights. This is a general statement valid for analog

ear model predicts faster variations, the opamp will respond in uniform weight deviations. Opamp input bias-currents prowith a constant slope independent of the input signal. duce output offset, and finite power-supply rejection-ratio

circuit weight values. As an example, analysis of the general- dynamic effects of active devices could produce stability probized adder in Fig. 6 yields the following result: lems. Finally, electronic noise from active devices and resis-

$$
V_{o} = \frac{\sum_{i=1}^{N} W_{i}^{+} V_{i} - \sum_{j=1}^{M} W_{j}^{-} V_{j}^{-}}{1 + \frac{1}{A_{0}} \left( 1 + \sum_{j=0}^{M} W_{j}^{-} \right)}
$$
(30)

conveyors or operational transconductance amplifiers are parts in practically every aspect. used, their finite output impedance produces a result similar Digital addition follows strict algorithmic rules on abstract<br>to that of the finite open loop gain of operational amplifiers. pumbers represented by a sequence to that of the finite open loop gain of operational amplifiers. numbers represented by a sequence of digits. In many senses,<br>An analysis of the generalized OTA-based adder in Fig. 11 the process is identical to "human" sum An analysis of the generalized OTA-based adder in Fig. 11 the process is identical to "human" summation of magnitudes results in<br>represented by decimal (base 10) numbers. One major differ-

$$
V_{o} = \frac{\sum_{i=1}^{N} W_{i}^{+} V_{i} - \sum_{j=1}^{M} W_{j}^{-} V_{j}^{-}}{1 + \alpha \left(1 + \sum_{i=1}^{N} W_{i}^{+} + \sum_{j=1}^{M} W_{j}^{-}\right)}
$$
(31)

ductance, which is assumed equal for every OTA for simplic-<br>ity. This is indeed a correct assumption on most practical tant constraint on digital summing circuits is their fixed ity. This is indeed a correct assumption on most practical tant constraint on digital summing circuits is their fixed cases. Similarly, the analysis of the generalized CC-based adder in Fig. 9(b) yields result in truncation or round-off errors depending on the rep-

$$
V_0 = \frac{\sum_{i=1}^{N} W_i^+ V_i^+ - \sum_{j=1}^{M} W_j^- V_j^-}{1 + G_p / G_F}
$$
   
 
$$
(32)
$$
 **Binary-Magnitudes Arithmetic**

resistances, self and mutual inductances among wires, capaci-<br>tive couplings, and transmission-lines. These parasitic ele-<br>ments may become relevant in certain circumstances, like<br> $\frac{1}{1}$  ranges from 0 to 2 and must be

**Other Error Sources.** Nonlinearity of passive and active elements produce distortion on the output signal. A clear exam- **Basic Circuit Blocks.** A digital circuit block realizing the ple is the output voltage- and current-saturation of active de- truth table in Fig. 14(b) is commonly known as a half-adder

slope of the output voltage waveform. In cases where the lin- vices. Input (and output) impedance of active devices results (PSRR) and common-mode rejection-ratio (CMRR) result in **Finite Opamp Open-Loop Gain.** Opamps finite low-fre- spurious components at the output signal due to power-supquency gain  $A_0$  produces a uniform attenuation of summing- ply and common-mode signals coupling. High-order parasitic tors may be relevant in certain applications cases.

### **DIGITAL ADDERS**

### **Introduction**

Previous sections focused on analog summing circuits. Digital adders operate with an essentially different codification of sig-**Finite Output Impedance of CCs and OTAs.** When current nals and are, therefore, different from their analog counter-

represented by decimal (base 10) numbers. One major difference is the numerical *base,* which in the vast majority of digital systems is base 2. Numbers are therefore represented by strings of bits (i.e., digits), whose possible values are either 0 or 1. The most common form of representation of unsigned numbers is binary magnitudes, which follows the same conceptual rules as decimal representation. An additional difference is related to the representation of signed numbers. For where  $\alpha$  is the ratio of OTAs output-conductance to transcon-<br>ductance of arithmetic operations, the so-called two's com-<br>ductance, which is assumed equal for every OTA for simplic-<br>plement notation is the most widely u resentation employed: fixed-point or floating-point (see DIGI-TAL ARITHMETIC). In what follows, fixed-point arithmetic is assumed.

where  $G_p$  is the output conductance of the CCs. The addition of two (positive) binary magnitudes *A* and *B* can be performed following the same conceptual rules employed **Parasitic Devices.** Any real circuit includes, in addition to<br>the procedure, beginning from the right-hand side column,<br>the devices employed to implement the desired function,<br>many other unwanted "devices" such as wiring

ments may become relevant in certain circumstances, like 1, ranges from 0 to 2 and must be represented by a two bits high-frequency operation; in integrated circuit design; and, in number commonly denoted as  $(C_{i+1}, S_i)$ , In an integration, in integrated circuit design; and, in a number commonly denoted as  $(C_{i+1} S_i)$ , as shown in Fig. 14(b).<br>general, whenever their electrical parameters are in the The sum-bit  $S_i$  is already part of the r general, whenever their electrical parameters are in the The sum-bit  $S_i$  is already part of the result  $S = A + B$ , range of nominal devices. In these cases, special circuit tech-<br>whereas the carry-bit  $C_{i+1}$  must be added niques and careful routing should be considered.<br>Therefore, three bits must be added at each column *i*: *a<sub>i</sub>*, *b<sub>i</sub>* and the carry-bit from the previous column *Ci*. The sum of **Feedthrough.** In switched-capacitor circuits, the MOS tran-<br>sistors employed as analog switches produce charge-injection a two-bits number  $(C_{i+1} S_i)$ , as shown in Fig. 14(c). Thus, the<br>effects on the capacitors employed effects on the capacitors employed for charge storage. These process can start from the LSB column, for which  $C_0 = 0$  is<br>effects can be attenuated using small switches and large ca-<br>assumed and proceed toward the MSB in effects can be attenuated using small switches and large ca-<br>paciformed, and proceed toward the MSB in a repetitive man-<br>paciform. This procedure is the underlying fundamental of binary ner. This procedure is the underlying fundamental of binary digital adders.



**Figure 14.** Examples of (a) binary addition process, (b) arithmetic addition of two bits, and (c) arithmetic addition of three bits.

(HA), whereas that defined by Fig. 14(c) is referred to as a **Serial and Parallel Adders.** The addition of two *n*-bit binary

$$
S_i^{\text{HA}} = \overline{a}_i \cdot b_i + a_i \cdot \overline{b}_i = a_i \oplus b_i \qquad C_{i+1}^{\text{HA}} = a_i \cdot b_i \qquad (33)
$$

$$
S_i^{FA} = \overline{a}_i \cdot \overline{b}_i \cdot C_i + \overline{a}_i \cdot b_i \cdot \overline{C}_i + a_i \cdot \overline{b}_i \cdot \overline{C}_i + a_i \cdot b_i \cdot C_i
$$
\n
$$
= a_i \oplus b_i \oplus C_i
$$
\n(36)

$$
C_{i+1}^{\text{FA}} = a_i \cdot b_i + b_i \cdot C_i + a_i \cdot C_i \tag{35}
$$

and speed should take into account the diverse complexity (transistor count) and propagation delay of different gates. In **Addition and Substraction of Signed Numbers** general, NAND, NOR, and INV gates are faster and simpler, whereas AND, OR, and especially XOR and NXOR gates are **Addition-Substraction Equivalence.** The addition and the more complex and slower. The requirement of double-rail in-<br>substraction of two signed numbers can both be fo



**Figure 15.** Basic digital-adder modules representation: (a) half adder and (b) full adder. **Figure 16.** Half adder implementation.

full-adder (FA). Fig. 15(a, b) contain representations for these numbers can be carried out serially or in parallel. A *serial* two basic building blocks of digital adders. Their implementa- *adder,* shown in Fig. 18, contains one single FA and a fliption can be carried out following any general procedure for flop and is controlled by a clock signal. The two words *A* and Boolean functions realization. **B** are sequentially added on a bit-to-bit basis, beginning with The functionality of a HA can be expressed as two Boolean the LSB, for which the flip-flop must be initially set to zero. functions: Consecutive clock cycles produce consecutive bits of the resulting sum *S*, as well as a carry-bit, which is stored in the *S*Hip-flop and employed as input to the FA in the next clock cycle. The summation of the two words requires *n* clock cycles.

From which an implementation using two digital gates, an Therefore, serial adders constitute a slow solution in general.<br>
XOR and an AND, is straightforward, as shown in Fig. 16. In the other hand, they are highly efficie

$$
t_{\rm sp} = n t_{\rm FA} \tag{36}
$$

where  $t_{FA}$  is the response time of one FA. The response times of both the serial and the parallel adders are proportional to the number of bits. However, because the period of the clock Figure 17(b) shows an implementation using double-rail input<br>signal employed in the serial adder must be at least several<br>signals and two levels of NAND gates, and Fig. 17(c) shows<br>input NAND gates of NAND gates, and Fig. A careful evaluation of these alternatives in terms of cost of additional hardware (see "High-Performance Digital<br>d speed should take into accuut the diverse complexity Adders").

more complex and slower. The requirement of double-rail in-<br>puts signals may result in additional cost and delay, de-<br>on the basis of a summing operation, by simply changing the puts signals may result in additional cost and delay, de-<br>pending on the specific case.<br>sign of one of the operations when needed Fig. 20 shows a sign of one of the operands when needed. Fig. 20 shows a conceptual flow diagram of an adder/substracter circuit based





**Figure 17.** Alternative implementations of a full adder: (a) with two HAs and one OR gate, (b) with double-rail inputs and two levels of NAND gates, (c) with two-input NAND gates and six levels of delay.

erand *B* is changed or not before the summation is performed. nary magnitude summation of their digital codes. Fig. 21 The specific meaning of a sign-inversion operation depends shows examples covering the four possible cases of operand on the representation being used for the signed numbers, as signs. The final  $(MSB)$  carry-bit  $C_n$  is neglected for the purdescribed in Fig. 20. **pose of evaluating the result. It may be used, however, to-**

is achieved by complementing just the sign bit, whereas the simple binary adders, like those described previously, for the rest of the bits remain unchanged In one's complement (C1) summation of signed number has turned tw rest of the bits remain unchanged. In one's complement (C1) summation of signed number has turned two's complement<br>arithmetic a sign inversion is obtained complementing every arithmetic the most widely used in digital oper arithmetic, a sign inversion is obtained complementing every arithmetic the most widely used in  $\omega$  bit in the word Finally in two's complement  $(C2)$  arithmetic only one considered in what follows. bit in the word. Finally, in two's complement  $(C2)$  arithmetic, a sign inversion requires adding one unit to the word obtained by complementing every bit. **Two's Complement Adder-Subtracter Circuit.** Figure 22(a)

can be shown that the addition of signed numbers in two's complement  $(B/\overline{B})$  block. The realization and functionality of

on this approach. Signal  $\bar{a}/s$  controls whether the sign of op- complement representation coincides with the (positive) bi-In a sign-magnitude (SM) representation, a sign inversion gether with  $C_{n-1}$  to detect overflow. The possibility of using

describes a digital adder-subtracter, controlled by signal  $\overline{a}/s$ , following the diagram illustrated in Fig. 20. It is based on **Signed-Numbers Addition in Two's Complement Arithmetic.** It a parallel binary-magnitude adder, and a parallel transfer/



**Figure 18.** Serial adder and summation example. *t* indicates increasing time se quence.



**Figure 19.** Parallel adder with serial carry (ripple adder).



Figure 20. Flow diagram of a signed-number adder/subtracter circuit.

	$A = 0100$	$B = 0010$	$A = 0010$	$B = 1100$
$\mathscr{C}_n$ $C_{n-1}$	0100 0010 $+$	$(+4)$ $(+ 2)$	0010 $+$ 1100	$(+ 2)$ $(-4)$
	0110	$(+ 6)$	1110	$(-2)$
$F_{n-1}F_{n-2}F_1F_0$	$A = 0100$	$B = 1110$	$A = 1100$	$B = 1110$
$F = A + B$	$\chi$ <sup>1</sup>		$\chi$ 1	
	0100	$(+4)$	1100	$(-4)$
	$+ 1110$	$(-2)$	$+ 1110$	$(-2)$
	0010	$(+ 2)$	1010	$(-6)$

Figure 21. Four possible cases of arithmetic addition of signed numbers addition in two's complement representation. The result is correct in every case after neglecting the carry bit.



Figure 22. (a) Adder/subtracter circuit for signed numbers in two's complement notation and (b) transfer/complement  $(B/B)$  circuit.

this last circuit block is described in Fig. 22(b). If  $\overline{a}/s = 0$ , the group whether an eventual carry input *C*<sub>i</sub> would propagate  $B/B$  circuit simply transfers its input *B* to its output, and the through the group. If it does,  $C_i$  is directly transferred to the parallel adder, with the initial (LSB) carry-bit  $C_i$  set to 0, per- carry output  $C_0$ . Otherwise,  $C_i$  can be ignored, and  $C_0$  is comforms the addition of the two operands  $A + B$ . The result is correct for signed two's complement numbers and also for bi- the so-called *carry-skip* adder (6). An alternative architecture, nary magnitudes. On the other hand, if  $\overline{a}/s = 1$ , the  $B/B$  cir- the *linear carry-select* adder (5), computes within each group cuit complements every bit *bi* of operand *B* and transmits the two results corresponding to the two possible values of *C*i, and result to the full adder, which now sees a 1 at *C*i. The result selects one of them after receiving its actual *C*<sup>i</sup> value. A modiis that *A* is added with  $\overline{B}$  + 1, that is,  $-B$  in two's complement representation; therefore, the full adder produces the differ- adder (5), employs increasing-length groups and results in a ence  $A - B$  as expected. **propagation** type proportional to the square root of the num-

 $2^{n+1} - 2$ . Similarly, the possible values of an *n*-bits signed-<br>number in two's complement representation range from<br>number in  $2^{n-1} - 1$ , and the sum or difference of two such number<br>bers from  $-2^n - 1$ , and the sum o

rences. It can also be shown that function

$$
V = C_n \oplus C_{n-1} \tag{37}
$$

which can be obtained at the expense of an additional XOR  $\frac{1}{2}$ . R. Unbehauen and A. Cichocki, MOS Switched-Capacitor and Congate, constitutes a valid overflow flag for the addition and the subtraction of signed numbe

subtraction of signed numbers in two's complement representiable and G. C. Teme, Analog MOS Integrated Circuits for<br>tation. Both signals are active when high.<br>In the event of overflow, and regardless the operation be-<br>ing representation (binary magnitude or two's complement), from the *n* + 1 bits number compound by  $C_n$  (the new MSB or the <sup>4</sup>. K. Nagaraj et al., Reduction of finite-gain effect in switched-capacitude *n* + 1 bits number c new sign bit) and the *n*-bits output-word of the circuit in<br>Fig. 22. Upper Saddle River, NJ: Prentice-Hall, 1996.<br>Upper Saddle River, NJ: Prentice-Hall, 1996.

As in most digital processing circuits, the main concern in the Hall, 1994. optimization of digital adders is to increase their operation 7. N. Weste and K. Eshraghian, *Principles of CMOS VLSI Design. A* speed. Response time reductions can be achieved through im- *Systems Perspective,* Reading, MA: Addison-Wesley, 1985. provements in the basic digital adder circuit block (the FA), through algorithmic or architectural modifications, or a com-<br>
hination of both Parallel rinnle adders are often used as a<br>
SERVANDO ESPEJO bination of both. Parallel ripple adders are often used as a SERVANDO ESPEJO<br>
SERVANDO ESPEJO reference for the evaluation of advanced solutions, which in **ANGEL RODRIGU**<br> **EXAMPLE** PERSONAL PROPERTY CARMEN BAENA general focus on the elimination or at least the attenuation of CARMEN BAENA<br>
the constraint imposed by the long signal path of carry sig-<br>
MANUEL VALENCIA the constraint imposed by the long signal path of carry sig-<br>
nals from the least to the most significative bit.<br>
University of Seville, IMSE-CNMnals from the least to the most significative bit. University of  $\frac{U}{CSC}$ 

Most modifications to the conventional implementations of the FA circuit block involve a reduction of the capacitive load of the carry signal [e.g., the so-called mirror, dynamic, and

the bit-chain in smaller groups. One alternative, known as the *carry-bypass* adder (5), is based on evaluating within each MICROWAVE TECHNOLOGY.

puted from the group input bits. A similar strategy results in fication of this last architecture, the *square root carry-select* ber of bits.

**Overflow Problems** *Carry look-ahead* **adders (6,7) employ a significative differ-**An *n*-bits binary magnitude may take values ranging from 0<br>to  $2^n - 1$ , and the sum of two such magnitudes from 0 to<br> $2^{n+1} - 2$ . Similarly, the possible values of an *n*-bits signed-<br>in g complexity with the number of bi

# **BIBLIOGRAPHY**

- 
- 
- 
- 
- 
- 6. Amos R. Omondi, *Computer Arithmetic Systems. Algorithms, Archi-* **High-Performance Digital Adders** *tectures and Implementations,* Upper Saddle River, NJ: Prentice-
	-

Manchester-adders (5)]. FA blocks with modified I/O signals<br>are employed in the *carry-completion* adder architecture (6),<br>yielding a reduced "average" response time.<br>Most architectural modifications rely on a segmentation Most architectural modifications rely on a segmentation of **SUPERCONDUCTING ANALOG AND DIGITAL MI-**<br> **Example 18 and 18** a