The purpose of a design process is to develop a hardware system that realizes certain user-defined functionalities. A hardware system is one constructed from electronic components. Signals enter and leave the system. They are either analog or digital. Information carried by an analog signal is continuous, whereas information carried by a digital (binary) signal is discrete, represented as 1 and 0. Input signals are processed by the hardware system which produces the output signals. Signals are also generated internally, and can be either digital or analog. Digital subsystems can be combinational or sequential. There are two types of digital sequential systems; synchronous systems and asynchronous systems. A synchronous system is one whose elements change their values only at certain specified times determined clock changes. Inputs, states, and outputs of an asynchronous system can change at any time.

A design process develops a hardware system capable of performing some predefined functionality. The functionality of a digital hardware system can be realized by two processes: using logic circuits that are implemented with logic gates and/or using software to drive the system. The former process is referred to as hardware implementation, and the latter as software implementation. The use of the software is related to the use of microprocessors. If microprocessors are used in a design, the design is referred to as a microprocessor-based design.

In a microprocessor-based design, the functionalities are implemented partially by hardware and partially by software.

logic (glue logic are circuits that "glue" digital components to-

words, the present outputs are functions of present and previ- instance, negation or Boolean product. ous input values. The input history is remembered by mem- Petri nets are concurrent descriptions of sequential pro-

mented by a sequential circuit. The data path can be imple- also used in concurrent system specification, verification, and mented by either a sequential circuit or a combinational cir- software design, Petri nets are increasingly used in softwarecuit (and usually, also some registers). The data path may hardware codesign and to specify hardware (25). consist of logic, arithmetic, and other combinational operators and registers, as well as counters, memories, small state ma-<br>chines, interface machines, and other sequential blocks. Logic<br> $\frac{1}{2}$ design research develops procedures for efficient design of Finite state machines (FSMs) are usually of Mealy or Moore digital circuits. Various technologies and related design meth- types. Both Moore and Mealy machines have the following: odologies as well as computer tools are used to transform high the set of input symbols, the set of internal states (symbols),

both digital hardware design and microprocessor-based de-

specification of a sequential circuit. They describe the input human. Nondeterminism expands the design space, and thus sequences accepted by a machine, output sequences gener- gives the designer more freedom to improve the design. Howated by a machine, or input-output sequences of a machine. ever, this can also lead to a more complex or a longer design Regular expressions are used in digital design to simplify de- process.

The designer needs to divide the tasks between hardware and scription and improve optimization of such circuits as sesoftware, which is sometimes referred to as software-hard- quence generators or language acceptors. They use some fiware co-design. The hardware portion includes the micropro- nite alphabet of symbols (letters) and the set of operations. cessor, memory, peripheral integrated circuits (IC), and glue The operations are concatenation, union, and iteration. Concatenation  $E_1 \cdot E_2$  means subsequent occurrence of events  $E_1$ gether). The software is a set of computer programs stored in and  $E_2$ . Union  $E_1 \cup E_2$  means logical-OR of the two events. the memory. Iteration  $E^*$  of event *E* means repetition of the event *E* an Logic circuits for digital hardware systems may be combi- arbitrary finite number of times or no occurrence of this national or sequential. A combinational circuit is one whose event. The simplest event is an occurrence of a single symbol. output values depend only on its present input values. A se- Extended regular expressions generalize Regular Expressions quential circuit is one whose outputs depend not only on its by adding the remaining Boolean operations. All the Boolean present inputs but also on its current (internal) state. In other operators can be used in an extended regular expression. For

ory elements (e.g., registers). A register is a set of flip-flops. cesses. They are usually converted to finite state machines or The control unit of a digital system is normally imple- directly converted to sequential netlists. Because they are

level system characterizations to working devices. and the set of output symbols. They also have two functions:<br>Complex modern systems include subsystems that require the transition function  $\delta$  and the output function Complex modern systems include subsystems that require the transition function  $\delta$  and the output function  $\lambda$ . The tran-<br>th digital hardware design and microprocessor-based de-<br>sition function  $\delta$  specifies the next i sign. To design such systems, the designers need to be famil- of the present internal state and the present input state. The iar with both the co-design methodologies and co-design tools. output function  $\lambda$  describes the present output state. Moore machines have output states which are functions of only the present internal states. Mealy machines have output states **MATHEMATICAL CHARACTERIZATION** which are functions of both present internal states and pres-

The mathematical characterization is concerned with mathery inter state. Thus state machines can be described and formation of purely combinational blocks  $\delta$  and mation, equation solving, and so on. In the case of digit order to simplify the circuit at the next design stage, or to **High-Level Behavioral Specifications** improve certain property of the circuit. The above selection is Regular expressions are an example of high-level behavioral done either automatically by the EDA tools, or manually by a There are several other generalizations of FSMs, such as **Cube Representation.** An array of cubes is a list of cubes,

arrays of cubes, and decision diagrams. Representations can Arrays of cubes can also correspond to exclusive sums of prod-<br>be canonical or noncanonical. Canonical means that the rep-<br>ucts products of sums or others. For in be canonical or noncanonical. Canonical means that the rep-<br>resentation of a function is unique. If the order of the input<br>cubes  $(01X1, 11XX)$  describes the sum-of-products expression resentation of a function is unique. If the order of the input cubes {01X1, 11XX} describes the sum-of-products expression variables is specified, then both truth tables and binary deci- $\bar{x}_{.4x}$ ,  $\bar{x}_{.4x}$  called also variables is specified, then both truth tables and binary deci- $\overline{x}_1 x_2 x_4 + x_1 x_2$  called also the cover of the function with product sion diagrams are canonical representations. Cube represention implicants (usually, w sion diagrams are canonical representations. Cube represen- implicants (usually, with prime implicants). Depending on the tations are not canonical, but can be made canonical under context, the same array of cubes can also certain assumptions (for instance, all prime implicants of a sive-sum-of-products expression  $\overline{x_1x_2x_4} \oplus x_1x_2$ , or a product-ofcompletely specified function). In a canonical representation the comparison of two functions is simple. This is one of the advantages of canonical representations. This advantage has operators to it.<br>found applications in the verification and synthesis algo-<br>An algebra found applications in the verification and synthesis algo-<br>
and arrays of cubes and operations on them. The most impor-<br>
inthms.

Good understanding of cube calculus and decision dia-<br>grams (operations) are negation of a single cube or<br>grams is necessary to create and program efficient algorithms<br>nondisiont sharp disjoint sharp consensus crosslink in grams is necessary to create and program efficient algorithms nondisjoint sharp, disjoint sharp, consensus, crosslink, inter-<br>for logic design, test generation and formal verification.

**Table 1. Truth Table of Full Adder**

А	B	$C_{\rm in}$	Sum	$C_{\rm out}$
$\theta$				
			∩	

Buechi or Glushkov machines, which in general assume more which is usually interpreted as a sum of products of literals, relaxed definitions of machine compatibility. For instance, where a cube corresponds to a product of literals. A (binary) litmachines can be defined as compatible even if their output eral is a variable or a negated variable. In binary logic, symbol sequences are different for the same starting internal states 0 corresponds to a negated variable, symbol 1 to a positive (afand the same input sequences given to them, but the global firmative, nonnegated) variable, symbol X to the absence of a input–output relations of their behaviors are equivalent in variable in the product, and symbol  $\epsilon$  to a contradiction. A cube some sense. All these machines can be described in tabular, is a sequence of symbols  $0, 1, X$ , and  $\epsilon$ , corresponding to their graphical, functional, HDL language, or netlist forms, and re- respective ordered variables. For instance, assuming the order alized in many listed below technologies.  $\qquad \qquad$  of variables:  $x_1, x_2, x_3, x_4$ , the cube 01X1 corresponds to the product of literals  $\overline{x_1}x_2x_4$ , and the cube  $0 \in X0$  is an intermediate data generated to show contradiction or a nonexisting result cube of **Boolean Functions Characterizations** some cube operation. A minterm (a cell of a Karnaugh map and Boolean functions are characterized usually as truth tables, a row of a truth table) is thus a sequence of symbols 1 and 0.<br>arrays of cubes, and decision diagrams. Representations can Arrays of cubes can also correspond to context, the same array of cubes can also describe the exclusums expression  $(\overline{x_1} + x_2 + x_4) \cdot (x_1 + x_2)$ . The correct meaning of the array is taken care of by applying respective cube calculus

hms.<br>Good understanding of cube calculus and decision dia-<br>tant operators (operations) are negation of a single cube or section, and supercube of two cubes. The cube operators most often used in EDA programs are presented briefly below. The **Truth Tables and Karnaugh Maps** nondisjoint sharp,  $A#B$ , creates a set of the largest cubes in *A* truth table for a logic function is a list of input combina-<br>dues covering function  $A \cdot \overline{B}$ . Sharp operations perform A run tause for a toget unitables are any input common-<br>ations and their corresponding output values. Truth tables are graphical subtraction and can be used in algorithms to re-<br>suitable to present functions with small nu value combinations of input variables are expressed in Gray<br>codes. The chain of cubes covers the same min-<br>codes. The Gray code expressions allow the geometrically ad-<br>jacent cells to become combinable using the law  $AB + \over$ sum-of-products minimization (21). Positive cofactor  $f_a$  is function *f* with variable *a* substituted to 1. Negative cofactor  $f_{\overline{a}}$  is function *f* with variable *a* substituted to 0.

> Cube calculus is used mostly for optimization of designs with two or three levels of logic gates. It is also used in test generation and functional verifications. Multivalued cube calculus extends these representations and operations to multivalued variables. In multivalued logic, each variable can have several values from a set of values. For a *n*-valued variable, all its literals are represented by *n*-element binary vectors where value 0 in the position corresponds to the lack of this value in the literal, and value 1 to the presence of this value. For instance, in 4-valued logic, the literal  $X^{0,1,2}$  is represented

ment of values:  $X^0 = 1$ ,  $X^1 = 1$ ,  $X^2 = 1$ ,  $X^3 = 0$ . It means, the known decision diagrams include zero-suppressed binary deliteral  $X^{(0,1,2)}$  is a 4-valued-input binary-output function decircuits by input decoders, literal generators circuits, or small and multivalued branchings with more than two successors PLAs. Thus, multivalued logic is used in logic design as an of a node. These diagrams allow one to describe and verify intermediate notation to design multilevel binary networks. some circuits (such as large multipliers) that are too large to For instance, in 4-valued model used in programmable logic be described by standard BDDs. Some diagrams may also be array (PLA) minimization, a 4-valued set variable corre- better for logic synthesis to certain technologies. sponds to a pair of binary variables. PLA with decoders allow There are two types of decision diagrams: canonical dia-

forms (for instance, used in MIS), which are multilevel compo- levels and all orders of variables are allowed in branches. sitions of cube arrays (each array specifies a two level logic Free pseudo-Kronecker decision diagrams are used in syntheblock). Factored form is thus represented as a multi-DAG (di- sis and technology mapping (21,22). Decision diagrams can be rected acyclic graph with multiedges). It has blocks as its also adapted to represent state machines. By describing a nodes and logic signals between them as multiedges. Each state machine as a relation, the (logic) characteristic function component block specifies its cube array and additionally its of the machine can be described by a decision diagram. input and output signals. Input signals of the block are primary inputs of the multilevel circuit, or are the outputs from **Level of Design Abstraction** other blocks of this circuit. Output signals of the block are<br>primary outputs of the multi-level circuit, or are the inputs<br>to other blocks of this circuit. Initial two-level cube calculus<br>shown in Fig. 1. description is factorized to such multi-level circuit described<br>as a factored form. Also, a multilevel circuit can be flattened<br>back to a two level cube representation.<br>level, the designer has the freedom to choose differe

with this node:  $F = a \cdot F_a + \overline{a} \cdot F_{\overline{a}}$ . Shared BDDs are those in with this node:  $F = a \cdot F_a + \overline{a} \cdot F_{\overline{a}}$ . Shared BDDs are those in<br>which equivalent nodes of several output functions are<br>shared. Equivalent nodes g and h are those whose cofactor<br>functions are mutually equal:  $g = h$  and functions are mutually equal:  $g_a = h_a$  and  $g_{\overline{a}} = h_{\overline{a}}$ . Ordered specified at the level of transfers among registers. Thus, <br>BDDs are those in which the order of nodes in every branch the variables correspond to gen BDDs are those in which the order of nodes in every branch from the root is the same. A diagram can be obtained from arbitrary function specifications, such as arrays of cubes, factored forms, expressions, or netlists. The diagram is obtained by recursive application of Shannon expansion to the function, next its two cofactors, four cofactors of its two cofactors, and so on, and by combination of any isomorphic (logically equivalent) nodes. The function corresponds to the root of the diagram. There are two terminal nodes of a binary decision diagram, 0 and 1, corresponding to Boolean false and true. If two successor nodes of a node *Si* point to the same node, then node *Si* can be removed from the DAG. There are other similar reduction transformations in those diagrams which are more general than BDDs. Decision diagrams with such reductions are called reduced ordered decision diagrams.

In addition, negated (inverted) edges are introduced in BDDs. Such edges describe negation of its argument function. In Kronecker decision diagrams (KDDs) three types of expansion nodes exist: Shannon nodes (realizing function *f*  $a \cdot f_a + \overline{a} \cdot f_{\overline{a}}$ , positive Davio nodes [realizing function  $f =$  $a\cdot(f_a\oplus f_{\overline{a}})\oplus f_{\overline{a}}]$ , and negative Davio nodes [realizing function  $f = \overline{a} \cdot (f_a \oplus f_{\overline{a}}) \oplus f_a$ ]. All of the three possible canonical expan- **Figure 1.** The abstraction levels of a logic design.

as a binary string 1110, which means the following assign- sions of Boolean functions are thus included in KDD. Other cision diagrams (ZSBDDs) and moment diagrams. They are fined as follows:  $X^{[0,1,2]} = 1$  when  $X = 1$ , or  $X = 2$ , or  $X = 3$ , used primarily in verification or technology mapping. Multi- $X^{[0,1,2]} = 0$  when  $X = 4$ . Such literals are realized in binary valued decision diagrams have more than two terminal nodes

to decrease the total circuit area in comparison with standard grams and noncanonical diagrams. Canonical diagrams are PLAs. This is also the reason of using multivalued logic in used for function representation and tautology checking. other types of circuits. Well known tools like MIS and SIS ZSBDDs and KDDs are examples of canonical representafrom the University of California at Berkeley (UC Berkeley) tions. An example of noncanonical decision diagrams is a free (23) use cube calculus format of input/output data. pseudo-Kronecker decision diagram. In this type of diagram, A variant of cube calculus representation are the factored any types of Shannon and Davio expansions can be mixed in

- **Binary Decision Diagrams.** Decision diagrams represent a<br>function by a directed acyclic graph (DAG). In the case of the<br>most often used binary decision diagrams (BDDs), the nodes<br>of the graph correspond to Shannon expans
	-



- to the accuracy of clock pulses. The (multioutput) Boolean functions with certain number of inputs, outputs, speed, testability, number of components, cost of compo-
- 

A logic function can be represented in different ways. Both **Behavioral Descriptions.** A logic system can be described by tations can be used at all different levels of abstraction: archi-

ulation results and specifying stimulus (input) to the simulator. Recently they are also being used increasingly as one possible input data design specification, especially for designing asynchronous circuits and circuits that cooperate with buses. Figure 2 shows the waveforms of a full adder.

**Logic Gate Networks.** Standard design uses basic logic gates: AND, OR, NOT, NAND, and NOR. Recently EXOR and XNOR gates were incorporated into tools and designs. Several algorithms for logic design that take into account EXOR and XNOR gates have been created. For certain designs, such as **Figure 2.** Waveforms for the full adder.

shifters, counters, registers, memories, and flip-flops. arithmetic datapath operations, EXOR based logic can de-The operations correspond to transfers between registers crease area, improve speed and power consumption, and imand logical, arithmetical and other combinational opera- prove significantly the testability. Such circuits are thus used tions on single or several registers. Examples of opera- in design for test. Other gate models include designing with tions on a single register are shift left, shift right, shift EPLDs, which realize AND–OR and OR–AND architectures, cyclically, add one, subtract one, clear, set, negate. An corresponding to sum-of-products and product-of-sums exexample of more general register-transfer operations is pressions, respectively. In standard cell technologies more  $A \leftarrow B + C$ , which adds the contents of registers *B* and powerful libraries of cells are used, such as AND–OR– *C* and transfers the result to register *A*. A register-trans- INVERT, or OR–AND–INVERT gates. In FPGAs different fer description specifies the structure and timing of oper- combinations of multiplexers, cells that use positive Davio ations in more detail but still allows for transformations (AND–EXOR) and negative Davio (NOT–AND–EXOR) of data path, control unit, or both. The transformations expansion gates, or similar cells with a small number of inwill allow improved timing, lower design cost, lower puts and outputs are used. The lookup-table model assumes power consumption, or easier circuit test. that the arbitrary function of some small number of variables • Logic level (gate level). At this level every individual flip-  $(3, 4, or 5)$  and small number of outputs, usually 1 or 2, can be flow and logic bit is specified. The timing is partially fixed realized in a programmable c flop and logic bit is specified. The timing is partially fixed realized in a programmable cell. Several design optimization<br>to the accuracy of clock pulses. The (multioutput) Bool- methodologies have been developed for eac

and certain fixed functionality are specified by the user **Boolean Expressions.** Boolean expressions use logic functors or obtained by automatic transformations from a regis- (operators) such as AND, OR, NOR, NOT, NAND, EXOR, and ter-transfer level description. These functions are speci- MAJORITY, as well as literals, to specify the (multioutput) fied as logic equations, decision diagrams, arrays of function. In order to specify netlists that correspond to DAGs, cubes, netlists, or some hardware description language intermediate variables need to be introduced to the expres- (HDL) descriptions. They can be optimized for area, sions. Every netlist or decision diagram can be specified by a nents, or power consumption, but the general mac- ean expressions can use infix (or standard), prefix (or Polish), ropulses of the algorithm's execution cannot be changed. or postfix (or reverse Polish) notations. Most modern specifi- • Physical level. At this level a generic, technology-inde- cation languages use infix notation for operators such as AND can be a specific technology-inde- or OR. Operator AND can sometimes be omitted, as in stanpendent logic function is mapped to a specific technol-<br>or OR. Operator AND can sometimes be omitted, as in stan-<br>ogy—such as electronically programmable logic devices dard algebraic notations. In conjunction with operato algorithms. Some of these algorithms will be described in the section on combinational logic design. **Logic Design Representations**

behavioral (also called functional) representations and struc- hardware description languages (HDL). The most popular tural representations are used in logic designs. The represen- ones are Verilog and VHDL. Both Verilog and VHDL can detaions can be used at all different levels of abstraction; from tecture level, register-transfer level, and logic level. gate-level to architectural-level representations. Both are now industrial standards, but VHDL seems to gain its popularity faster, especially outside the United States. In recent years **Waveforms.** Waveforms are normally used for viewing sim-



posed, as well as preprocessors to VHDL language from these at the same level. Equivalence checking can verify if the originew representations, but so far none of them enjoyed wide nal design and the modified design are functionally equivaacceptance (e.g., State Charts, SpecCharts, SDL, and VAL). lent. For instance, two Boolean functions  $F_1$  and  $F_2$  are equiv-State Charts and SpecCharts are graphical formalisms that alent when they constitute a tautology  $F_1 \Leftrightarrow F_2 = 1$ , which introduce hierarchy to state machines. SDL stands for the means the function  $G = F_1 \Leftrightarrow F_2$  is equal to 1 (or function Specification and Description Language. It is used mainly in  $F_1 \oplus F_2$  is equal to zero) for any co Specification and Description Language. It is used mainly in  $F_1 \oplus F_2$  is equal to zero) for any combination of its input vari-<br>telecommunication. VHDL Annotation Language (VAL) is a able values. A more restricted versi telecommunication. VHDL Annotation Language (VAL) is a able values. A more restricted version of tautology may in-<br>set of extensions to VHDL to increase its capabilities for ab-<br>volve equality only on combinations of input set of extensions to VHDL to increase its capabilities for ab-<br>stract specification, timing specification, hierarchical design, ally may happen in actual operation of the circuit (thus "don't stract specification, timing specification, hierarchical design, ally may happen in actual operation of the circuit (thus "don't<br>and design validation. Other known notations and corre-<br>care" combinations are not verified) and design validation. Other known notations and corre- care" combinations are not verified). Verification of state ma-<br>sponding data languages include regular expressions. Petri chines in the most narrow sense assumes tha sponding data languages include regular expressions, Petri chines in the most narrow sense assumes that the two ma-<br>nets, and path expressions.

circuit design, semicustom circuit design (standard cell and  $z_1 \oplus z_2$  and shared inputs, and proving that output  $z_{com} = 0$ <br>gate array) FPGAs EPLDs CPLDs and standard compo- for all combinations of state and input symbo gate array), FPGAs, EPLDs, CPLDs, and standard compo-

are high. This design style is normally used when high-quality circuits are required. Semicustom designs use a limited quired to be equivalent in some sense. Methods based on aunumber of circuit primitives, and therefore have lower design tomatic theorem proving in predicate calculus and higher orcomplexity and may be less efficient when compared to the der logic have been also developed for verification and formal full custom designs. The design correct from specification, but are not yet much used

All these methods are called validation methods.

Formal Verification. While simulation can demonstrate of multiplexers. that a circuit is defective, it is never able to formally prove that a large circuit is totally correct, because of the excessive **Logic Design Process** number of input and state combinations. Formal verification uses mathematical methods to verify exhaustively the func- A logic design is a complex process. It starts from the design<br>tionality of a digital system. Formal verification can reduce specification, where the functionality tionality of a digital system. Formal verification can reduce specification, where the functionality of the system is speci-<br>the search space by using symbolic representation methods fied. Design is an iterative process in the search space by using symbolic representation methods fied. Design is an iterative process involving design descrip-<br>and by considering many input combinations at once Cur-<br>tion, design transformation, and design verif and by considering many input combinations at once. Cur- tion, design transformation, and design verification. Through rently there are two methods that are widely used: model each iteration, the design is transformed from rently, there are two methods that are widely used: model each iteration, the design is transformed from a higher level<br>checking and equivalence checking. Model checking is used at of abstraction to a lower level. To ensur checking and equivalence checking. Model checking is used at of abstraction to a lower level. To ensure the correctness of the architectural level or register-transfer level to check if the the design, verification is need the architectural level or register-transfer level to check if the design holds certain properties. Equivalence checking com- formed from one level to another level. Each level may involve pares two designs at the gate level or register-transfer level. some kind of optimization (for instance, the reduction of the It is useful when the design is transformed from one level to description size). The logic design process is shown in Fig. 3.

several languages at higher level than VHDL have been pro- another level, or when the design functionality has changed chines generate exactly the same output signals in every **Design Implementation**<br>to creating, for machines  $M_1$  and  $M_2$  with outputs  $z_1$  and  $z_2$ , and  $z_3$ , and  $z_4$ , and  $z_5$ , and  $z_6$ , and  $z_7$ , and  $z_8$ , and  $z_9$ , and  $z_1$ , and  $z_2$ , and  $z_3$ , and  $z_4$ , and A design can be targeted to different technologies: full custom respectively, a new combined machine with output  $z_{com}$ nents.<br>In the full custom circuit designs, the design effort and cost and soft parts of output sig-<br>In the full custom circuit designs, the design effort and cost and soft parts of output signally, for more advanced In the full custom circuit designs, the design effort and cost nals for only some transitions. Finally, for more advanced<br>e high. This design style is normally used when high-qual-state machine models, only input-output re in commercial EDA tools. Computer tools for formal verifica-**Design Verification** tion are available from EDA companies and from universities A design can be tested by logic simulation, functional testing, (e.g., VIS from UC Berkeley (5), and HOL (10) available from timing simulation, logic emulation, and formal verification.

# **Design Transformation**

Logic Simulation. Logic simulation is a fast method of ana-<br>lyzing a logic design. Logic simulation models a logic design<br>as interconnected logic gates but can also use any of the<br>mathematical characterizations specified p **Timing Simulation.** Timing simulation is similar to logic cost minimization of combined operations units (SUM/SUB-<br>simulation, but it also considers delays of electronic compo-<br>nents. Its goal is to analyze the timing beh



the second level of gates are OR gates. In the product-of-sums or have large noncyclic cores, which is the reason form, the first level of gates are OR gates and the relative efficiency of such algorithms. two-level form, the first level of gates are OR gates and the second level of gates are AND gates. Approximate algorithms try to generate primes and find

mance and decrease the cost by decreasing the area of the cover by replacing some groups of primes with other primes, silicon, decreasing the number of components, increasing the applying cube operations such as consensus. speed of the circuit, making the circuit more testable, making Program Espresso from UC Berkeley (4) is a standard for it use less power, or achieving any combination of the above two-level logic functions. The original program was next exdesign criteria. The optimization problem can be also speci- tended to handle multivalued logic to allow for PLAs with fied to minimize certain weighted cost functions under certain decoders, function generators, and preprocessing PLAs. constraints (for instance, to decrease the delay under the con- Espresso–MV is useful for sequential machine design, espe-

There are usually two logic minimization processes; the help also to develop new programs for these applications. Al-<br>first one is generic and technology-independent minimization. though heuristic version of Espresso does first one is generic and technology-independent minimization, though heuristic version of Espresso does not guarantee the the next one is technology-dependent minimization, called exact solution it is close to minimum on s the next one is technology-dependent minimization, called exact solution, it is close to minimum on several families of also technology mapping. This second stage may also take practical functions. Its variant Espresso-Exa also technology mapping. This second stage may also take practical functions. Its variant, Espresso–Exact, finds the<br>into account some topological or geometrical constraints of minimum solution and program Espresso-Signatu into account some topological or geometrical constraints of minimum solution, and program Espresso-Signature can find<br>expect solutions aven for functions with extremely large num-

tion. Exact programs minimize the number of product impli- which Espresso does not give good results and which are too<br>cants, the number of literals, or some weighted functions of large for Espresso–Exact or Espresso-Signa cants, the number of literals, or some weighted functions of large for Espresso–Exact or Espresso-Signature. Programs<br>the two. Heuristic or approximate programs attempt to mini- such as McBoole or other internally designed the two. Heuristic or approximate programs attempt to minimize these cost functions but do not give assurance of their combined with Espresso as user-called options in some comminimum values. Usually, the exact programs generate all mercial tools. Two-level minimization is used in many proprime implicants or a subset of them, which can be proven to grams for multilevel synthesis, EPLD-based synthesis, and include at least one minimal solution. The prime implicant is PLD/CPLD device fitting. These algorithms constitute the a product of literals from which no literal can be removed. most advanced part of today's EDA theory and practice.

These implicants are then the largest products-of-literals groups of true minterms in a Karnaugh map that imply the function. Next, an exact program creates a covering table and find its best covering with prime implicants. Such a table has true minterms as columns and prime implicants (or their subset) as rows (or vice versa). If an implicant covers (includes) a minterm, it is denoted by an entry 1 at the intersection of the row corresponding to the implicant and the column corresponding to the minterm. The exact solution (minimum, product-wise) is the subset of rows that cover (have minterms in) all columns and that has the minimum number of rows. The minimum solution (literal-wise) is the subset of rows that cover (have minterms in) all columns and has the minimum total number of literals in product terms (or that minimizes another similar cost function). Some algorithms use the concept of essential prime implicants. An essential prime is a prime that includes a certain minterm that is covered only by this prime. A redundant prime is an implicant that covers only minterms covered by essential primes. Redundant primes can thus be disregarded. A secondary essential prime is a prime that becomes essential only after previous removal of some redundant primes.

**Figure 3.** The logic design process. The solution and the minterms covered by them are removed from the minimization and the miniterms covered by them are removed from the function (using for instance sharp operator of cube calculus). **COMBINATIONAL LOGIC DESIGN** This causes some primes to become redundant and results in origination of the secondary essential primes. This process of A combinational logic design involves a design of a combina-<br>tional circuit. For instance, the design may assume two levels until no further minterms remain in the function—thus the tional circuit. For instance, the design may assume two levels until no further minterms remain in the function—thus the of logic. A two-level combinational logic circuit consists of two exact solution is found without cre of logic. A two-level combinational logic circuit consists of two exact solution is found without creating and solving the covlevels of logic gates. In the sum-of-products two-level form, ering table. Functions with such a property are called noncy-<br>the first (from the inputs) level of gates are AND gates and clic functions. Most of real-life fun the first (from the inputs) level of gates are AND gates and clic functions. Most of real-life functions are either noncyclic<br>the second level of gates are OR gates. In the product-of-sums or have large noncyclic cores, wh

The reason of logic minimization is to improve the perfor- primes cover at the same time; thus they reshape the current

straint of not exceeding certain prespecified silicon area). cially state assignment and input/output encodings. Its ideas<br>There are usually two logic minimization processes; the help also to develop new programs for these exact solutions even for functions with extremely large number of prime implicants. This is due to a smart algorithm that **Two-Level Combinational Logic** can find exact solutions without enumerating all the prime There are two types of programs for two-level logic minimiza- implicants. There are some families of practical functions for

used for PLD and CPLD minimization.<br>Another two-level minimization problem is to find, for a

the minimum gate or literal cost. Several algorithms have few, usually three, levels and have levels of gates AND,

Many concepts and techniques used in two-level minimiza- partitioning of a PLA into smaller PLAs. tion (for instance, essential implicants or covering tables) are Serial decomposition is described by a general formula: also used in multilevel synthesis. Similar techniques are used  $\frac{1}{2}$  in sequential synthesis (for example, a binate covering problem is used in both three-level design and state minimization, and clique covering is used in creating primes and in several where the set of variables  $A \cup C$  is called the set of free vari-

minimum support of a function, which means the minimum shared set of variables. If  $C = \emptyset$ , the decomposition is called set of input variables on which the given function depends. disjoint, otherwise it is called nondisjoint. Function *G* is This can be used for logic realization with EPLDs (because of multioutput (or multivalued) in Curtis decomposition, and the limited number of inputs) or in ROM-based function real-<br>single-output in classical Ashenhurst dec the limited number of inputs) or in ROM-based function realization. tion *G* can be also multivalued. Every function is nondisjoint

created for logic synthesis programs. They include: unate cov- decomposable. The more a function is unspecified (the more ering (used in SOP minimization, decomposition and mini- "don't cares" it has), the better are the decompositions and mum support problems), binate covering (used in state ma- higher the chances of finding disjoint decompositions with chine minimization and three-level design), satisfiability (is small bound sets.  $F = 0$ ? if yes, when?), tautology (is  $F = G$ ?), and graph color- It was shown that practical benchmark functions are well ing (used in SOP minimization and functional decomposition). decomposable with small or empty shared sets, in contrast to All these algorithms can be used for new applications by EDA randomly generated completely specified functions, for which

operations such as  $ab + ac = a(b + c)$  and  $(a + b) \cdot (a + c)$  = ery block becomes a simple gate realized in this technology<br>amations as well, such as  $ab + ac = abc$ , and  $abcd = abbcd$  (for instance, a two-input AND gate, a MUX, or a three-input<br>

The second group of multilevel synthesis methods are those land State University (19). based on functional decomposition. Such methods have originated from early research of Ashenhurst (2), Curtis (7), and **Decision Diagrams.** Finally, the last group of multilevel Roth/Karp (20). Functional decomposition methods do not as- synthesis methods is based on various kinds of decision dia-

Topics close to sum-of-products minimization are product- sume any particular type of gates: rather they just decompose of-sums design, three-level design (AND–OR–AND or OR– a larger function to several smaller functions. Both functions AND–OR), four-level design (AND–OR–AND–OR), and other can be specified as tables, arrays of cubes, BDDs, netlists, or designs with a few levels of AND–OR logic. Algorithms for any other aforementioned logic representations, both binary their solution usually generate some kind of more complex and multivalued. Functional decompositions can be separated implicants and solve the set-covering or graph-coloring prob- into parallel and serial decompositions. Parallel decomposilems, either exactly or approximately. Such approaches are tion decomposes multioutput function  $[F_1(a, b, c, \ldots, z)]$  $F_2(a, b, c, \ldots, z), \ldots, F_{n-1}(a, b, c, \ldots, z), F_n(a, b, c, \ldots, z)$ z)] to several, usually two, multioutput functions, called given function, the exclusive-sum-of-products expression with blocks. For instance,  $[F_1(a, b, c, \ldots, z), F_2(a, b, c, \ldots, z),$  $1(x_1, x_2, \ldots, x_{n-1}(a, b, c, \ldots, a), F_n(a, b, c, \ldots, a)$  is decomposed been created for this task (21,22). Tools for circuits that have  $\mod [F_{i_1}(a,\ldots.,x),\ldots.,F_{i_r}(c,\ldots.,z)]$  and  $[F_{i_{r+1}}(a,\,b,\ldots.,y),$  $(n, c, \ldots, x)$ , such that each component function de-EXOR and OR, in various orders, have been also recently de- pends now on fewer variables (thus the support set of each is signed (21,22). decreased, often dramatically). This problem is similar to the

$$
F(A, B, C) = H(A \cup C, G(B \cup C))
$$
 (1)

problems of sequential design).  $\Box$  ables (free set), the set of variables  $B \cup C$  is called the set of An important stage of the logic design involves finding the bound variables, and the set of variables *C* is called the Many efficient generic combinatorial algorithms have been decomposable, and many practical functions are also disjoint

tool designers. such decompositions do not exist. Most of the decomposition methods decompose recursively every block *G* and *H*, until **Multilevel Combinational Logic** they become non-decomposable. What is defined as non-<br>decomposable depends on any particular realization tech-**Factorization.** A multilevel combinational logic circuit con-<br>sists of more than two levels of logic gates. There are several<br>design styles that are used to obtain such circuits. The first<br>method is called factorization.

trial tools, but their importance is increasing. A universal **Functional Decomposition** functional decomposer program can be obtained from Port-

grams. In the first phase the decision diagram such as a BDD, type flip-flop triggers its state from 0 to 1 and from 1 to 0 KFDD, or ZSBDD, is created, and its cost (for instance, the whenever its input T is 1 during the change of clock. It renumber of nodes), is minimized. An important design problem mains in its current state if the input T is 0 during the is to find a good order of input variables (i.e., one that mini- change. A JK flip-flop has two inputs; J is the setting input, mizes the number of nodes). For synthesis applications these K is the resetting input. Thus, with  $J = 1$  and  $K = 0$  the flipdiagrams are not necessarily ordered and canonical, because flop changes to state 1 (with the clock's change). If both inputs the more general diagrams (with less constraints imposed on are equal to 1, the flip-flop toggles, thus working as a T flipthem) can correspond to smaller or faster circuits. A universal flop. If they are both 0, it remains in its present state. Various<br>Decision Diagram package PUMA that includes BDDs, procedures have been created to design sp Decision Diagram package PUMA that includes BDDs, procedures have been created to design special machines<br>KFDDs, and ZSBDDs, is available from Freiburg University (such as counters or registers) general Finite State Machin KFDDs, and ZSBDDs, is available from Freiburg University (such as counters or registers), general Finite State Machines,<br>(8). Free BDDs, with various orders of variables in branches, are other sequential mathematical model or noncanonical Pseudo–Kronecker decision diagrams with flops. mixed types of expansions in levels, are used in technology mapping (22). In the next phase, certain rules are used to simplify the nodes. Among these rules, the propagation of **Standard FSM Design Methodology** constants is commonly used. For instance, a Shannon node (a Sequential logic design typically includes three phases. In the MUX) realizing a function  $a \cdot 0 + \overline{a} \cdot$ gate  $\bar{a} \cdot b$ . MUX realizing  $ab \oplus \bar{a}$  is simplified to OR gate  $\bar{a}$  + *b*. MUX realizing  $ab \oplus \overline{a}$  is simplified to OR gate  $\overline{a}$  + machine or equivalent abstract description. For instance, a b. All rules are based on simple Boolean tautologies. For instance, a positive Davio node realizing a function  $a \cdot b \oplus a$  is simplified to an AND gate  $a \cdot \overline{b}$ . The heuristic algorithms that

The disadvantage of such a latch is a nonspecified behavior public domain or inexpensive programs for state machine de-<br>when both set and reset inputs are active at the same time. Sign is available on the World Wide Web (W Therefore, synchronization signals are added to latches and<br>more nowerful edge-triggered or master-slave circuits are candidate for state assignment, in some systems the phases more powerful edge-triggered or master-slave circuits are candidate for state assignment, in some systems the phases<br>huilt called the synchronized flin-flops. The most popular flin-<br>of state minimization and state assignme built, called the synchronized flip-flops. The most popular flip-<br>flop is a D-type flip-flop. It has a clock input  $C$  a data input a single phase and only partial state minimization results as flop is a D-type flip-flop. It has a clock input *C*, a data input a single phase and only partial state minimization results as  $D$ , and two outputs  $\overline{Q}$  and  $\overline{Q}$ . Output  $\overline{Q}$  is always a negation a byproduct *D*, and two outputs, *Q* and  $\overline{Q}$ . Output  $\overline{Q}$  is always a negation of *Q*. The present state of input *D* (i.e., the excitation function This means that some compatible states may be assigned the *D* of the flin-flin) becomes the next state of output *Q* upon same code. This is done to m D of the flip-flip) becomes the next state of output *Q* upon same code. This is done to minimize some complex cost func-<br>a change of the flip-flop's clock. Therefore, we can write an tions, which may take into account al a change of the flip-flop's clock. Therefore, we can write an tions, which may take into account all kinds of optimizations equation  $Q' = D$  where  $Q'$  is the new state of the flip-flop of logic realizing this machine; are equation,  $Q' = D$ , where  $Q'$  is the new state of the flip-flop. of logic realizing this machine: area, speed, power consump-<br>The state changes may occur at the raising slope or the falling tion, testability, and so on. St The state changes may occur at the raising slope or the falling tion, testability, and so on. State assignment is a very impor-<br>slope of the clock. The moment of change is irrelevant from tant design phase that links the s slope of the clock. The moment of change is irrelevant from the point of view of design methodologies, and modern meth- tural synthesis of state machines. It can influence greatly the ods assume that all change moments are of the same type. It cost of the solution [for instance, in FPGA or programmable is not recommended to design a sequential circuit that array logic (PAL) technologies]. It can improve dramatically changes its states with both leading and falling slopes. A T- the testability of designs, and n out of k codes are used for

or other sequential mathematical models, with these flip-

first phase a high-level description is converted into a state *regular expression is converted into a regular nondeterminis*tic graph. The graph is converted into an equivalent detersimplified to an AND gate  $a \cdot b$ . The heuristic algorithms that<br>apply these transformations are tierative, recursive, or rule-<br>state table. In some systems this table is then minimized<br>apply these transformations are tier combinational functions  $\delta$  and  $\lambda$  have been uniquely deter-**SEQUENTIAL LOGIC DESIGN** mined. They are usually incompletely specified. In some sys-<br>tems, the encoding (state assignment) is also done for input Sequential logic design involves designing sequential circuits. and/or output symbols. Assignment of states and symbols is A sequential circuit contains flip-flops or registers. A good undone either automatically or manua

tion. Formal decomposition of state machines is a generaliza- ated to realize finite state machines with RAMs, ROMs, and tion of functional decomposition of Boolean and multivalued content addressable memories (CAM). functions. Most of the decomposition methods are based on the partition theory (12), a mathematical theory also used in state assignment. This theory operates on groups of states MICROPROCESSOR-BASED DESIGN that have some similar properties and groups of states to<br>which these states transit under a given input. Other de-<br>composition methods operate on state graphs of machines, as<br>system which contains one or more microprocess on labeled graphs in the sense of graph theory. They use **What Is a Microprocessor?** graph-theoretical methods to partition graphs into smaller subgraphs that are relatively disconnected. Yet another de-<br>composition method decomposes the given state table into two microprocessor consists of a data path and a control unit as composition method decomposes the given state table into two microprocessor consists of a data path and a control unit, as<br>tables: one describes a state machine, such as a counter or shown in Fig. 4. The data coming from t shift register, and the other describes a remainder machine. manipulated in the data path and goes to the system's output.<br>For instance, methods have been developed to decompose a. The data path contains registers to hold For instance, methods have been developed to decompose a The data path contains registers to hold data and functional state machine to an arbitrary counter and the remainder units to perform data-processing operations. The state machine to an arbitrary counter and the remainder units to perform data-processing operations. These operations<br>machine. Another method decomposes a FSM into a special include arithmetic operations, logic operations, machine. Another method decomposes a FSM into a special include arithmetic operations, logic operations, and data<br>linear counter (that uses only D flip-flops and EXOR gates) shifting The control unit contains a program cou linear counter (that uses only D flip-flops and EXOR gates) shifting. The control unit contains a program counter, an in-<br>and a remainder machine. Yet another decomposition type struction register and the control logic. Th uses two counters, shift registers, fixed preprocessor or post-<br>processor trols the data path with regard to how to manipulate the data.<br>processor machines, and many other variants as one of the processor machines, and many other variants as one of the The microprocessor is operated under the control of soft-<br>blocks of the decomposition. Each of these methods assumes ware The software is stored in standard memory blocks of the decomposition. Each of these methods assumes ware. The software is stored in standard memory devices. The that there is some kind of elementary component machine software enables the same microprocessor to pe that can be realized more inexpensively, can be realized in a ent functions.<br>regular structure, or has a small delay. Finally, methods have  $\Delta$  compute regular structure, or has a small delay. Finally, methods have A computer system is a combination of hardware and soft-<br>been developed to decompose a machine into several small ware designed for general-purpose application

signer or are built into VHDL compilers or other high-level rated. synthesis tools. For instance, many tools can recognize registers, counters, adders, or shifters in a high-level specification<br>and synthesize them separately using special methods. Most<br>of the existing approaches for sequential logic design assume<br>the use of specific types of flin-f the use of specific types of flip-flops, typically D flip-flops. tains microprocessor, memory, and input/output devices with<br>There are however methods and algorithms especially used address, data, and control buses (24). A There are, however, methods and algorithms, especially used address, data, and control in EPLD environments, that take into account other types of system is shown in Fig. 5. in EPLD environments, that take into account other types of

software, are stored in the memory or off-line storage devices<br>lists of flip flops and logic gates, or regular expressions to net-<br>(e.g., hard drives). There are different technologies used in lists of flip-flops and logic gates, or registers/shifters and logic (e.g., hard drives). There are different technologies used in<br>equations special methods have been also created but are memory: static random-access memor equations, special methods have been also created, but are not yet very popular in commercial systems. dom-access memory (DRAM), read-only memory (ROM), elec-

If a sequential circuit does not meet the requirements, there are postprocessing steps such as retiming, re-encoding, re-synthesis, speed-up, etc. (16,17), which can improve the design to achieve a higher performance. For instance, retiming allows shifting of registers through logic without changing its functionality but affecting the timing. This method is applied at many description levels of synchronous circuits: behavioral, register-transfer, architectural, logic, etc. It is most often used as a structural transformation on the gate-level, where it can **Figure 4.** A simple microprocessor consisting of a datapath and a be used for cycle-time minimization or for register minimiza- control unit.

this task. For FPGAs good results are usually achieved by tion under cycle-time constraints (18). It has also been used encoding machines in 1 out of k (or, one-hot) codes. for low power design and as a general optimization technique in architectural and logic synthesis.

State Machine Decomposition<br>Another methodology of designing sequential circuits is de-<br>Another methodology of designing sequential circuits is de-<br>nology for which they are applied, such as EPLD, FPGA, PLA. Another methodology of designing sequential circuits is de-<br>composition. There are basically two methods of decomposi-<br>ROM, or custom design. Design methods have also been cre-ROM, or custom design. Design methods have also been cre-

tables: one describes a state machine, such as a counter or shown in Fig. 4. The data coming from the system's input is shift register, and the other describes a remainder machine. manipulated in the data path and goes to struction register, and the control logic. The control unit con-

software enables the same microprocessor to perform differ-

been developed to decompose a machine into several small ware designed for general-purpose applications. The micro-<br>machines, each of them realizable in some technology (for inprocessor is the major component of a computer. Besides the stance, as a logic block of a CPLD or a FPGA, or in a single microprocessor, a computer system hardware includes mem-<br>PAL integrated circuit). L integrated circuit).<br>In addition to formal decomposition methods that operate be a main memory and a microcode memory. Additional cir In addition to formal decomposition methods that operate be a main memory and a microcode memory. Additional cir-<br>on state tables, there are many informal and specialized de-cuits contained in FPGAs or special ASICs, and d on state tables, there are many informal and specialized de-<br>composition methods that are either done by hand by the de-<br>ing the previously outlined techniques, can be also incorpoing the previously outlined techniques, can be also incorpo-

flip-flops, such as JK, RS, and T.<br>The functionalities performed by a microprocessor are de-<br>The directly convert and decompose high-level descriptions termined by the programs. These programs, commonly called To directly convert and decompose high-level descriptions termined by the programs. These programs, commonly called<br>She a Petri nets, SpecCharts, are regular expressions to not software, are stored in the memory or off-lin





trically programmable read-only memory (EPROM), electri-<br>cally erasable programmable read-only memory (EEPROM),<br>and flash memory. A program stored in a read-only memory<br>is called a firmware.<br>The baselog as firmware.<br>The ba

quiring large amounts of I/O, memory, or high-speed pro- ging registers. cessing. Such applications include data processing and complex control applications. For instance, personal comput- **Design Process**

versa, the designs are referred to as a hardware-intensive de- and the selection of the components for each functional block sign or a software-intensive design, respectively. A designer will be determined at this stage. At this point, the tradeoff can make a tradeoff between the hardware- and software- between hardware and software implementation and the intensive realizations. Performance is usually better with advantage/disadvantage of each component need to be evalhardware implementations than with software implementa- uated. tions for a variety of reasons. The microprocessor is a general- The system design activity is typically divided into hardpurpose device, and some speed is sacrificed for generality. ware design and software design. Depending on the complex-Microprocessors perform tasks in sequential fashion. Logic ity of interaction between hardware and software, the two decircuits can be designed to perform operations in parallel. signs may need to be tested together in an integrated Most logic functions occur in tens of nanoseconds. A micropro- environment. The most commonly used tool for the integrated cessor instruction execution time ranges from several hun- debugging is the in-circuit emulator, often referred to as ICE. dred nanoseconds to tens of microseconds. An in-circuit emulator can run the software in the target mi-

the system and therefore increases the production cost. The ternal registers. As a result, an in-circuit emulator is an effi-

performance is usually higher, and the cost for software development is reduced. Software-intensive approaches, on the other hand, require more software development and are slower. In return, the flexibility may be enhanced and the production cost is reduced.

### **Microprocessor Selection**

There are many different microprocessor product families on **Figure 5.** A microprocessor-based system. the market. The number of bits processed in parallel inside the microprocessor is a primary criterion with which to evaluate the performance of a microprocessor. The low-end prod-

The basic operation of all microprocessor-based systems is<br>the same. The program in the memory is a list of instructions.<br>The microprocessor reads an instruction from the memory,<br>ext computer (RISC). A CISC architecture ha on-chip and off-chip peripherals, operating frequency, and prices. **Logic Design Using a Microcontroller** Development tools for microprocessor-based systems in-

A microcontroller is a complete computer system on a chip. clude in-circuit emulators, logic analyzers, and on-chip debug-<br>Like the microprocessor, a microcontroller is designed to fetch gers. In-circuit emulators are spec gers. In-circuit emulators are specially designed hardware and manipulate the incoming data, and generate control sig-<br>nals. A microprocessor contains a microprocessor, input/out-<br>tem. An in-circuit emulator has its own microprocessor and nals. A microcontroller contains a microprocessor, input/out- tem. An in-circuit emulator has its own microprocessor and put (I/O) ports, timer/counter, and interrupt-handling circuit. its own memory. During debugging, the put (I/O) ports, timer/counter, and interrupt-handling circuit. its own memory. During debugging, the tasks are run on an A typical microcontroller (e.g., 8051) contains both serial and emulator's microprocessor and memory A typical microcontroller (e.g., 8051) contains both serial and emulator's microprocessor and memory. The breakpoint can parallel I/O ports (3). Microcontrollers are widely used in ap-be set by the user through software to parallel I/O ports (3). Microcontrollers are widely used in ap-<br>plications like motor control, remote access, telephones and ations. The emulator is connected to a workstation or a PC. ations. The emulator is connected to a workstation or a PC. so on. The same microcontroller (e.g., 8051), running different Thus the user can monitor the system's performance in real software, can be used for different applications. Conse- time. Logic analyzers are devices that can monitor the logic quently, the overall product cost of a microcontroller-based values of a target system. They can be used quently, the overall product cost of a microcontroller-based values of a target system. They can be used to monitor any design is much lower than an ASIC-based design. bus, control line, or node in the system, and they mon sign is much lower than an ASIC-based design. bus, control line, or node in the system, and they monitor the<br>While microcontrollers are commonly used in control appli- microprocessor passively. On-chip debuggers are softwa While microcontrollers are commonly used in control appli- microprocessor passively. On-chip debuggers are software cations, microprocessors are often used for applications re- programs that can monitor a microprocessor's programs that can monitor a microprocessor's on-chip debug-

A microprocessor-based system can be as simple as a liquid **Frame Software Tradeoffs** and the second of the diverse crystal device (LCD) controller and can be as complex as a modern network management system. In spite of the diver-A logic function can be realized in hardware, as discussed in sity in the system complexity, the design of a microprocessorthe previous sections, or in software. In most cases, however, based system always starts with a system-level specification. the required functionalities are realized partially by specially After the system-level functions are clearly defined in the sysdesigned hardware and partially by software. the specification, the overall function is divided into different If the hardware is used more than the software, or vice functional blocks. The hardware/software implementation

A hardware-intensive design requires more hardware in croprocessor and provide the capability of monitoring the in-



**Figure 6.** The process of a microprocessor-based design. sis, in *Computer-Aided Verification*, July 1996.

cient tool for debugging the software in real time. It can also  $\frac{Conf.$ , 176–181, 1991.<br>
interface with the hardware to provide the real application<br>
environment. This hardware-software co-verification is in-<br>
environment creasingly important in complex system design. A logic ana-<br>
lyzer is also used to trace the signals in a real-time operation.<br>
This signal tracing involves the data storage and manipula-<br>
tion of the signal waveforms. Ma

speed at which the events occur. A popular example is the *theorem proving environment for higher order logic,* Cambridge, display of image data coming from the network. The image UK: Cambridge University Press, 1993. processing includes image data decompression and displaying 11. G. D. Hachtel and F. Somenzi, *Logic Synthesis and Verification* onto the monitor window with a specified location and dimen-<br>sion. A real-time design is often performance demanding and<br>12 J Hartmanis and R E Stearns Al sion. A real-time design is often performance demanding and 12. J. Hartmanis and R. E. Stearns, *Algebraic Structure Theory of Se*needs to coordinate different event flows. Interrupt handling *quential Machines,* Upper Saddle River, NJ: Prentice-Hall, 1996.<br>can also be complicated. In most cases, the design contains 13 B H Kotz, Contemporary Logic De hardware circuit design and one or more processors. The Benjamin/Cummings Publishing Company, 1994.<br>hardware-software co-design and/or co-verification become 14.7 Kohoyi Switching and Finite Automata The imperative in a complex real-time design. McGraw-Hill, 1970.

In summary, a microprocessor-based system design in- 15. E. B. Lee and M. Perkowski, Concurrent Minimization and State cludes the following design activities: design specification, Assignment of Finite State Machines, *Proc. IEEE Conference on* system design, hardware/software tradeoffs, microprocessor *Systems, Man and Cybernetics,* Halifax, Canada, Oct. 1984, pp. selection, other IC selection, software design and implementa- 248–260. tion, hardware design and implementation, hardware testing, 16. C. Leiserson, F. Rose, and J. Saxe, *Optimizing Synchronous Cir*hardware/software integration, hardware and software co-<br> *cuitry by Retiming, Third Caltech Conference on VLSI*, 1983, pp.<br>
<u>*cuitry by Retiming, Third Caltech Conference on VLSI*, 1983, pp.</u> verification, and system testing. Figure  $6$  shows the stages of the microprocessor-based system design process. 17. G. De Micheli, *Synchronous Logic Synthesis: Algorithms for Cycle-*

Microprocessor-based designs have several benefits. Software York: McGraw-Hill, 1994. control allows easier modification and allows complex control 19. M. Perkowski et al., Decomposition of Multiple-Valued Relations, functions to be implemented far more simply than with other  $Proc. ISMVL$  '97. Halifax. Nova Scot implementations. A hardware design implementation is for- 13–18. warded to the manufacturer and needs to be fully tested. A 20. J. P. Roth and R. M. Karp, Minimization over Boolean Graphs, software implementation is more flexible than a hardware im- *IBM Journal Res. and Develop.,* No. 4, pp. 227–238, April 1962. plementation. It has the ability to revise the design quickly 21. T. Sasao (ed.), *Logic Synthesis and Optimization,* Boston: Kluwer, and easily. Since the standards, specifications, and customer 1993.

requirements are evolving constantly, the flexibility is an important design consideration.

On the other hand, while hardware designs are less flexible, they usually have better performance. Furthermore, microprocessor-based designs normally require additional devices, including program memory, data memory, and glue logic. Consequently, the requirements for board space and power consumption may be increased.

# **BIBLIOGRAPHY**

- 1. P. Ashar, S. Devadas, and A. R. Newton, *Sequential Logic Synthesis,* Boston: Kluwer, 1992.
- 2. R. L. Ashenhurst, The Decomposition of Switching Functions, *Proc. of the Symposium on the Theory of Switching,* April 2–5, 1957, Ann. Computation Lab., Harvard University, 29, pp. 74– 116, 1959.
- 3. K. J. Ayala, The 8051 Microcontroller, Architecture, Programming, and Applications, West Publishing Company, 1991.
- 4. R. K. Brayton et al., *Logic Minimization Algorithms for VLSI Synthesis,* Boston: Kluwer, 1984.
- 5. R. K. Brayton et al., VIS: A System for Verification and Synthe-
- 6. M. Ciesielski and J. Shen, A Unified Approach to Input-Output Encoding for FSM State Assignment, *Proc. Design Automation*
- 
- 
- 
- 
- 
- 
- 13. R. H. Katz, *Contemporary Logic Design*, Menlo Park, CA:
- 14. Z. Kohavi, *Switching and Finite Automata Theory*, New York:
- 
- 
- *Time Optimization, IEEE Trans. on CAD,* **10**: (1), Jan. 1991, pp. 63–73. **Comparing Microprocessor-Based Design and Hardware Design** 18. G. De Micheli, *Synthesis and Optimization of Digital Circuits,* New
	-
	- Froc. ISMVL '97, Halifax, Nova Scotia, Canada, May 1997, pp.
	-
	-
- 22. T. Sasao and M. Fujita, *Representations of Discrete Functions, Boston: Kluwer, 1993.*
- 23. E. M. Sentovich et al., SIS: A System for Sequential Circuit Synthesis, *Tech. Rep. UCB/ERL M92/41,* Electronics Research Lab., Univ. of California, Berkeley, CA 94720, May 1992.
- 24. M. Slater, *Microprocessor-Based Design, A Comprehensive Guide to Effective Hardware Design,* Englewood Cliffs, NJ: Prentice-Hall, 1989.
- 25. M. C. Zhou, *Petri Nets in Flexible and Agile Automation,* Boston: Kluwer, 1995.

NING SONG Lattice Semiconductor Corp. MAREK A. PERKOWSKI Portland State University STANLEY CHEN Lattice Semiconductor Corp.

LOGIC DESIGN. See also NAND CIRCUITS; NOR CIR-CUITS.

- **LOGIC DEVICES, PROGRAMMABLE.** See PROGRAM-MABLE LOGIC DEVICES.
- **LOGIC, DIODE-TRANSISTOR.** See DIODE-TRANSISTOR LOGIC.
- **LOGIC, EMITTER-COUPLED.** See EMITTER-COUPLED LOGIC.
- **LOGIC EMULATORS.** See EMULATORS.
- **LOGIC, FORMAL.** See FORMAL LOGIC.
- LOGIC, FUZZY. See Fuzzy LOGIC.
- **LOGIC GATES.** See INTEGRATED INJECTION LOGIC.
- **LOGIC, HORN CLAUSE.** See HORN CLAUSES.
- **LOGIC, MAGNETIC.** See MAGNETIC LOGIC.
- **LOGIC, MAJORITY.** See MAJORITY LOGIC.
- **LOGIC NETWORKS.** See COMBINATIONAL CIRCUITS.
- **LOGIC OPTIMIZATION.** See Logic SYNTHESIS.
- **LOGIC PROBABILISTIC.** See PROBABILISTIC LOGIC.