and his colleagues John Bardeen and Walter Brattain at Bell mation tools, and accumulated architecture, circuit, and Laboratories, Murray Hill, NJ, launched a new era of inte- layout design experience. grated circuits (IC). The transistor concept was based on the discovery that the flow of electric current through a solid
semiconductor material like silicon can be controlled by add-
ing impurities appropriately through the implantation pro-
 $\frac{1}{n}$ ing impurities appropriately through the implantation pro-
reasses. The transistor replaced the vacuum tobe due to its
coeseses. The transistor relationships better reliability, lesser power requirements, and, above all, such as microprocessors, mainframe computers, and supercomputers.

Since the first integrated circuit was designed following the invention of the transistor, several generations of integrated circuits have come into existence: SSI (small-scale integration) in the early 1960s, MSI (medium-scale integration) in the latter half of the 1960s, and LSI (large-scale integration) in the 1970s. The VLSI (very large scale integration) era began in the 1980s. While the SSI components consisted on the order of 10 to 100 transistors or devices per integrated circuit package, the MSI chips consisted of anywhere from 100 to 1000 devices per chip. The LSI components ranged from roughly 1000 to 20,000 transistors per chip, while the VLSI chips contain on the order of up to 3 million devices. When the chip density increases beyond a few million, the Japanese refer to the technology as ULSI (ultra large scale **Figure 1.** Overview of the basic technologies.

integration), but many in the rest of the world continue to call it VLSI. The driving factor behind integrated circuit technology was the scaling factor, which in turn affected the circuit density within a single packaged chip. In 1965, Gordon Moore predicted that the density of components per integrated circuit would continue to double at regular intervals. Amazingly, this has proved true, with a fair amount of accuracy (1).

Another important factor used in measuring the advances in IC technology is the minimum feature size or the minimum line width within an integrated circuit (measured in microns). From about 8 μ m in the early 1970s, the minimum feature size has decreased steadily, increasing the chip density or the number of devices that can be packed within a given die size. In the early 1990s, the minimum feature size decreased to about 0.5 μ m, and currently 0.3, 0.25, and 0.1 μ m technologies (also called as deep submicron technologies) are becoming increasingly common. IC complexity refers, in general, to the increase in chip area (die size), the decrease in minimum feature size, and the increase in chip density. With the increase in IC complexity, the design time and the design automation complexity increase significantly. The advances in IC **INTEGRATED CIRCUITS** technology are the result of many factors, such as high-resolution lithography techniques, better processing capabilities, re-The invention of the transistor in 1947 by William Shockley liability and yield characteristics, sophisticated design auto-

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

until the *p*-channel devices developed began to have similar switch in the next section. characteristics as the *n*MOS and both the *p*-channel and *n*channel transistors started delivering close to equal amounts **THE MOS SWITCH** of currents with similar transistor sizes. In the 1980s and the

ing digital ICs using GaAs devices. In many high-resolution **Structure** radar systems, space systems, high-speed communication circuits, and microwave circuits, the integrated circuits need to The basic structure of a MOSFET (*n* and *p* type) is shown in operate at speeds beyond several gigahertz (GHz). In silicon Fig. 2. We describe the structure of an *n*-type MOSFET (3,4). technology, it is possible to obtain speeds on the order of up It consists of four terminals with a *p*-type substrate into to 10 GHz using ECL circuits, which is almost pushing the which two n^+ regions are implanted. The substrate is a silicon limits of the silicon technology. In GaAs technology, the basic wafer that provides stability and support. The region between device is the metal semiconductor (Schottky gate) field effect the two n^+ regions is covered by an insulator, typically poly-

MOSFET.

(ECL) devices are used for high-speed parts that form the tions, the electrons in *n*-type GaAs material travel twice critical path delay of the circuit. The MOS family of processes faster than in silicon. Thus, the GaAs circuits could function consists of PMOS, NMOS, CMOS, and BiCMOS. The term at twice the speed than the silicon ECL circuits for the same *PMOS* refers to a MOS process that uses only *p*-channel tran- minimum feature size. The GaAs mateial has a larger bandsistors, and *NMOS* refers to a MOS process that uses only *n*- gap and does not need gate oxide material, as in silicon, which channel transistors. PMOS is not used much due to its electri- makes it immune to radiation effects. Also, the GaAs material cal characteristics, which are not as good as the *n*-channel has very high resistivity at room temperatures and lower parfield effect transistors (FET), primarily since the mobility of asitic capacitances, yielding high-quality transistor devices. the *n*-channel material is almost twice compared to the mobil- However, the cost of fabricating large GaAs circuits is signifiity of the *p*-channel material. Also, the NMOS devices are cantly high due to its low reliability and yield characteristics smaller than the PMOS devices, and thus PMOS do not give (primarily due to the presence of more defects in the material good packing density. The fabrication process is complex, ex-CMOS was introduced in the early 1960s; however, it was pensive, and does not aid scaling. Also, the hole mobility is only used in limited applications, such as watches and calcu- the same as in silicon, which means GaAs is not preferable lators. This was primarily due to the fact that CMOS had for complementary circuits. Thus, the GaAs technology has slower speed, less packing density, and latchup problems al- not been as successful as initially promised. Since CMOS has though it had a high noise margin and lower power require- been the most dominant technology for integrated circuits, we ments. Thus, NMOS was preferred over CMOS, in general, examine the MOS transistor and its characteristics as a

1990s, the need for lower power consumption was the driving
factor, and thus CMOS emerged as the leading IC technology
(2). The BiCMOS technology combines both bipolar and
CMOS circuits, such as microprocessors and memori

transistor, called the GaAs MESFET. Given similar condi- silicon and a metal contact. This contact forms the gate of the

transistor. The insulating layer is required to prevent the flow of current between the semiconductor and the gate. The two n^+ regions form the source and the drain. Due to the symmetry of the structure, the source and the drain are equivalent. The gate input controls the operation of the MOSFET. A bias voltage on the gate causes the formation of a channel between the n^+ regions. This channel causes a connection between the source and drain and is responsible for the flow of the current. The MOSFET is surrounded by a thick oxide, called the field oxide, which isolates it from neighboring devices. Reversal of *n* and *p* types in the discussion will result in a *p*-type MOS- FET. Typical circuit symbols for *n*-type and *p*-type MOSFETS are also shown in Fig. 2. **Figure 3.** Output characteristics of a MOS transistor.

Operation

When no gate bias is applied, the drain and the source behave the conducting channel. The channel acts like a resistance, as two pn junctions connected in series in the opposite direc- and the drain current is proportion as two *pn* junctions connected in series in the opposite direc- and the drain current is proportional to the drain voltage.
tion. The only current that flows is the reverse leakage cur- This is the linear region of operat tion. The only current that flows is the reverse leakage cur-
rhis is the linear region of operation. As the value of V_{ds} is
rent from the source to the drain. When a positive voltage is
increased, the channel charge n applied to the gate, the electrons are attracted and the holes are repelled. This causes the formation of an inversion layer are repelled. This causes the formation of an inversion layer V_{ds} beyond the pinchoff value causes little change in the drain or a channel region. The source and the drain are connected current. This is the saturation by a conducting *n* channel through which the current can device. The output characteristics of *n-* and *p*-type devices is flow. This voltage-induced channel is formed only when the shown in Fig. 3. The equations that describe the regions of applied voltage is greater than the threshold voltage, V_t . MOS operation can be summarized as follows: devices that do not conduct when no gate bias is applied are called *enhancement mode* or normally OFF transistors. In *n*MOS enhancement mode devices, a gate voltage greater than V_t should be applied for channel formation. In $pMOS$ enhancement mode devices, a negative gate voltage whose magnitude is greater than V_t must be applied. MOS devices that conduct at zero gate bias are called normally ON or
depletion mode devices. A gate voltage of appropriate polarity
depletes the channel of majority carriers and hence turns it
OFF.

Considering an enhancement mode *ⁿ*-channel transistor, **CMOS Inverter** when the bias voltage is above the predefined threshold voltage, the gate acts as a closed switch between the source and The basic structure of an inverter is shown in Fig. 4, and the

Output Characteristics

We describe the basis output characteristics (5,6) of a MOS device in this subsection. There are three regions of operation for a MOS device:

- 1. Cutoff region
- 2. Linear region
- 3. Saturation region

In the cutoff region, no current flows and the device is said to be off. When a bias, V_{gs} , is applied to the gate such that V_g V_t , the channel is formed. If a small drain voltage, V_{ds} , is ap-
C_h, the channel is formed. If a small drain voltage, V_{ds} , is applied, drain current, I_{ds} , flows from source to drain through **Figure 4.** Circuit schematic of an inverter.

increased, the channel charge near the drain decreases. The channel is pinched off when $V_{ds} = V_{gs} - V_t$. An increase in current. This is the saturation region of operation of the MOS

$$
0 \quad \text{If } V_{gs} \leq V_t \quad \text{(cutoff)}
$$
\n
$$
I_{ds} = k/2[2(V_{gs} - V_t)V_{ds} - V_{ds}^2]
$$
\n
$$
\text{If } V_g > V_t, V_{ds} \leq (V_{gs} - V_t) \quad \text{(linear)}
$$
\n
$$
k/2(V_{gs} - V_t)^2 \quad \text{If } V_g > V_t, V_{ds} > (V_{gs} - V_t) \quad \text{(saturation)}
$$

drain, the terminals of which become electrically connected. process cross section is shown in Fig. 5. The gates of both the When the gate voltage is cut off, the channel becomes absent, NMOS and the PMOS transistors are connected. The PMOs the transistor stops conducting, and the source and the drain transistor is connected to the supply voltage V_{dd} , and the channels get electrically disconnected. Similarly, the *p*-chan- NMOS transistor is connected to G_{nd} . When a logical 0 is apnel transistor conducts when the gate voltage is beneath the plied at the input *V*in, then the PMOS device is on and the threshold voltage and stops conducting when the bias voltage output is pulled to V_{dd} . Hence the output is a logical 1. On the is increased above the threshold. The behavior of the MOS other hand, when a logical 1 is applied at the input, then the transistor as a switch forms the fundamental basis for imple- NMOS transistor is on and the output is pulled to the ground. menting digital Boolean circuits using MOS devices. Hence we have a logical 0. The operating regions of the tran-

Figure 5. Process cross section of an *n*well inverter.

age. In region III, the *p* device is cut off and the *n* device is complementary switch, or a C SWITCH (5). operating in the linear region. The output is pulled to the ground. In region II, when both the transistors are on simul-
taneously, a short is produced between V_{dd} and G_{nd} . This ac-
NAND and NOR Gates counts for the short circuit power dissipation in CMOS logic. CMOS combinational gates are constructed by connecting the

Consider the device shown in Fig. 7, which represents an NAND and NOR gate are shown in Fig. 9. NMOS or a PMOS device. By suitably controlling the gate bias, the device can be made to turn on or off. It behaves
as an electrical switch that either connects or disconnects
the *n* devices are connected in series. When either of the in-
the points *s* and *d*. An NMOS device the points s and d. An NMOS device is a good switch when
it passes a logical 0, and a PMOS is a good switch when it
passes a logical 1. In CMOS logic, both the NMOS and PMOS
devices operate together. In general, the NMOS devices operate together. In general, the NMOS transistor $(A \cdot B)'$.
pulls down the output node to logical 0, and the PMOS device pulls up a node to logical 1. A transmission gate is obtained by connecting the two in parallel, as shown in Fig. 8. The **NOR Gate.** Similarly, in the NOR gate, the *p* devices are

Figure 6. Operating regions of the transistor. **Figure 7.** A MOS device as a switch.

the *p* device operates in the linear region. Hence the output mented and applied to the *p*-type device. When *g* is high, both is pulled to V_{dd} . In region II, the *n* and *p* devices operate in the transistors are on and hence a good 1 or a 0 is passed. the linear and saturation region depending on the input volt- When *g* is low, both the devices are off. This is also called a

PMOS and NMOS devices in either series or parallel to gener-**Transmission Gate** Gate at the structures for a two-input ate different logical functions. The structures for a two-input

connected in series and the *n* devices are connected in parallel. When either of the inputs A or B is a logical 1, then the output is pulled to the ground. When both A and B are low, then the output is pulled to V_{dd} . Hence this structure implements the operation $f = (A + B)'$. The *p* structure is the logical dual of the *n* structure. An *n* input NAND and NOR gate can be constructed in a similar fashion.

IC DESIGN METHODOLOGY

To design and realize VLSI circuits, several factors play key roles. The goal of an IC designer is to design a circuit that the functional design and description, in which the system is
meets the given specifications and requirements while spend-
the functional design and descriptio

Figure 10. IC design methodology.

synthesized from the logic level by using gate-level libraries (this is referred to as logic synthesis). The logic design usually includes a conventioinal logic design approach and a nontraditional design, such as precharge logic. At this stage, gate delays are considered and timing diagrams are derived to verify the synchronization of the various logic modules. The next step is the circuit design stage, which essentially involves converting the logic design modules into a circuit representation. At this stage, the essential factors considered are clocking, switching speeds or delays, switching activity and power requirements, and other electrical characteristics (e.g., resistance, capacitance).

The most complex step in VLSI design automation is the physical design, which includes floorplanning, partitioning, placement, routing, layout, and compaction. This process converts the given circuit design or description into a physical layout that is a geometric representation of the entire circuit. Each step of the physical design by itself is complex and takes significant amounts of iterations and time. The various types of transistors, the interconnecting wires, and contacts between different wires and transistors are represented as dif-Figure 9. Two-input NAND and NOR gate. **ferent geometric patterns consisting of many layers placed ac-**

technology and process. The floorplanning step involves automation tools. higher-level planning of the various components on the layout. The partitioning step converts the overall circuit into **CIRCUIT DESIGN** smaller blocks to help the other steps. It is usually impractical to synthesize the entire circuit in one step. Thus, logic
partitioning is used to divide the given circuit into a smaler
number of blocks, which can be individually synthesized and
compacted. This step considers the si

ing possibility, and alternate arrangements are investigated details since they determine the overall functional frequency.
until a good placement is obtained. The routing task com-
The critical paths are recognized and an by the netlists of the different blocks. The goal is to minimize the routing wire lengths and minimize the overall area 1. Architecture needed for routing. The routing areas between the various $\frac{9}{2}$ RTL/logic lengths needed for routing. The routing areas between the various 2. RTL/logic level
blocks are referred to as channels or switchboxes. Initially, a
global routing is performed in which a channel assignment is
determined based on

done to ensure that the layout produced functions correctly following techniques can be used for specific design conand meets the specifications and requirements. In this stage, straints.
design rule checking is performed on the layout to make sure The v that the geometric placement and routing rules and the rules plement circuit designs are as follows: regarding the separation of the various layers, the dimensions of the transistors, and the width of the wires are followed 1. *CMOS Complementary Logic.* The CMOS complemencorrectly. Any design rule violations that occurred during the tary logic gates are designed as ratioless circuits. In physical design steps are detected and removed. Then circuit these circuits, the output voltage is not a fraction of the extraction is performed to complete the functional verification *V_{dd}* (supply) and the gates are sized to meet the required of the layout. This step verifies the correctness of the layout electrical characteristics of the circuits. The gate conproduced by the physical design process. After layout verifi- sists of two blocks, and *n* block and a *p* block, that detercation, the circuit layout is ready to be submitted for fabrica-
tion, packaging, and testing. Usually, several dies are pro-
the *n* block. Thus, an *n*-input gate will consist of $2n$ tion, packaging, and testing. Usually, several dies are produced on a single wafer and the wafer is tested for faulty dies. transistors. The correct ones are diced out and packaged in the form of a 2. *Pseudo-NMOS Logic.* In this logic, the load device is a pin grid array (PGA), dual in-line package (DIP), or any other single *p* transistor with the gate connected to V_{dd} (5,10). packaging technology. The packaged chip is tested extensively This is equivalent to replacing the depletion NMOS load for functionality, electrical and thermal characteristics, and in a conventional NMOS gate by a *p* device. The design performance. The process of designing and building an inte- of this style of gate (11,12) involves ratioed transistor grated circuit (9) that meets the performance requirements sizes to ensure proper operation and is shown in Fig.

cording to several design rules that govern a given fabrication and functions perfectly depends on the efficiency of the design

blocks and yields a netlist for each block that can be used in
the further design steps.
the further design steps.
There are several factors that can result in the
primary the next step, which is the placement of the block ment task is iterative in that an initial placement is obtained
first and evaluated for area minimization and effective rout-
ing possibility, and alternate arrangements are investigated
details since they determine the ov until a good placement is obtained. The routing task com-
pletes the routing of the various interconnections, as specified analyzer tools and can be dealt with at four levels: analyzer tools and can be dealt with at four levels:

-
-
-
-

detailed routing step completes the actual point-to-point

The last step in the physical design is the compaction step,

The last step in the physical design is the compaction step,

to achieve good performance. To design

The various CMOS logic structures that can be used to im-

-
-

Figure 11. Pseudo-NMOS logic. **Figure 13.** CMOS-domino logic.

- the precharge phase and must be stable during the
- 4. Clocked CMOS Logic. To build CMOS logic gates with
low power dissipation (13), this logic structure was pro-
posed. The reduced dynamic power dissipation is real-
ized due to the metal gate CMOS lavout considerations. ized due to the metal gate CMOS layout considerations.

- 11. The static power dissipation that occurs whenever 5. *CMOS Domino Logic.* This is a modification of the the pull-down chain is turned on is a major drawback clocked CMOS logic, in which a single clock is used to of this logic style. precharge and evaluate a cascaded set of dynamic logic 3. *Dynamic CMOS Logic.* In the dynamic CMOS logic blocks. This involves incorporating a static CMOS in-
style, an *n*-transistor logic structure's output node is verter into each logic gate (15), as shown in Fig. 13. style, an *n*-transistor logic structure's output node is verter into each logic gate (15), as shown in Fig. 13.
During precharge, the output node is charged high and precharged to V_{dd} by a *p* transistor and conditionally buring precharge, the output node is charged high and discharged hy an *p* transistor connected to V_{dd} (5) The hence the output of the buffer is low. The trans discharged by an *n* transistor connected to V_{ss} (5). The hence the output of the buffer is low. The transistors in specified to V_{ss} (5). The subsequent logic blocks will be turned off since they input capacitance of the gate is the same as the pseudo-
NMOS gate Here the pull-up time is improved by vir-
are fed by the buffer. When the gate is evaluated, the NMOS gate. Here, the pull-up time is improved by vir-
tue of the active switch but the pull-down time is in-
quality will conditionally go low $(1-0)$, causing the tue of the active switch, but the pull-down time is in-
creased due to the ground. The disadvantage of this buffer to conditionally go high $(0-1)$. Hence, in a cascreased due to the ground. The disadvantage of this buffer to conditionally go high $(0-1)$. Hence, in a cas-
logic structure is that the inputs can only change during caded set of logic blocks, each state evaluates and logic structure is that the inputs can only change during caded set of logic blocks, each state evaluates and
the precharge phase and must be stable during the causes the next stage to evaluate, provided the entire $\frac{1}{2}$ evaluate portion of the cycle Figure 12 depicts this logic sequence can be evaluated in one clock cycle. Therefore, style.

a single clock is used to precharge and evaluate all logic

Clocked CMOS Logic To build CMOS logic gates with gates in a block. The disadvantages of this logic are that
	- The gates have larger rise and fall times because of the finement of the domino CMOS (16–18). Here, the domseries clocking transistors, but the capacitance is simi- ino buffer is removed, and the cascading of logic blocks lar to the CMOS complementary gates. This is a recom- is achieved by alternately composed *p* and *n* blocks, as mended strategy for "hot electron" effects, because it is shown in Fig. 14. When the clock is low, all the *n*places an additional *n* transistor in series with the logic block stages are precharged high while all the *p*-block transistors (14). stages are precharged low. Some of the advantages of

Figure 12. Dynamic CMOS logic.

Figure 14. NP-domino logic.

(3) glitch-free operation if designed carefully.
7. Cascade Voltage Switch Logic (CVSL). The CVSL is a

- differential style of logic requiring both true and com-
plement signals to be routed to gates (19). Two complementary NMOS structures are constructed and then $T_{\text{gate}} =$ delay of the gate
connected to a pair of cross-coupled p pull-up transis-
tors. The gate delay
tors. The gate show function similarly to the densing $T_{\text{intrinsic}} =$ connected to a pair of cross-coupled *p* pull-up transis-
tors. The gates here function similarly to the domino
 $C_{\text{load}} = \text{actual load in some units (pF)}$ tors. The gates here function similarly to the domino
logic, but the advantage of this style is the ability to
 $\frac{C_{\text{load}}}{T_{\text{load}}} = \text{delay per load in some units (ns/pF)}$ logic, but the advantage of this style is the ability to generate any logic expression involving both inverting
- correspondingly. From these signals, the truth table for **Circuit-Level Simulation** any logic equation can be realized.
- duces the self-loading of the output and improves the

it should. Simulation can be performed at various levels of reduced, the models used for the transistors are no longer

abstraction. A circuit can be simulated at the logic level, the switch level, or with reference to the timing. Simulation is a critical procedure before committing the design to silicon. The simulators themselves are available in a wide variety of types (22).

Logic-Level Simulation

Logic-level simulation occurs at the highest level of abstraction. It uses primitive models of NOT, OR, AND, NOR, and NAMD gates. Virtually all digital logic simulators are event driven (i.e., a component is evaluated based on when an event occurs on its inputs). Logic simulators are categorized according to the way the delays are modeled in the circuit: (1) unit delay simulators, in which each component is assumed to have a delay of one time unit, and (2) variable-delay simulators, which allow components to have arbitrary delays. While the former helps in simulating the functionality of the **Figure 15.** Cascade voltage switch logic. circuit the latter allows for more accurate modeling of the fast-changing nodes.

the dynamic logic styles include (1) smaller area than The timing is normally specified in terms of an inertial de-
fully static gates, (2) smaller parasitic capacitances, and lay and a load-dependent delay, as follows:

$$
T_{\rm gate} = T_{\rm intrinsic} + C_{\rm load} \times T_{\rm load}
$$

and noninverting structures. Figure 15 gives a sketch
of the CVSL logic style.
B. Pass Transistor Logic. Pass transistor logic is popular
in NMOS-rich circuits. Formal methods for deriving
pass transistor logic for NMOS a

9. Source follower pull-up logic (SFPL): This is similar to The most detailed and accurate simulation technique is re-
the pseudo-NMOS gate except that the pull-up is con-
ferred to as *circuit analysis*. Circuit analysis formulators oper-
trolled by the inputs (21) In turn this leads to the use at the circuit level. Simulation programs typically solve a
ate at the circuit level. Simulation programs typically solve a
termination of the use trolled by the inputs (21). In turn, this leads to the use ate at the circuit level. Simulation programs typically solve a
of smaller pull-down circuits. The SFPL gate style re-
complex set of matrix equations that relate of smaller pull-down circuits. The SFPL gate style re-
duces the self-loading of the output and improves the ages, currents, and resistances. They provide accurate results speed of the gate. Therefore, it shows a marked advan- but require long simulation times. If *N* is the number of nontage in high fan-in gates. linear devices in the circuit, then the simulation time is typically proportional to N^m , where m is between 1 and 2. Simula-Using the various design styles, any circuit design can be tion programs are useful in verifying small circuits in detail built in a hierarchical fashion. The basic gates are first built, but are unrealistic for verifying complex VLSI designs. They from which functional blocks like a multiplexer or an adder are based on transistor models and are based on transistor models and hence should not be ascircuit can be realized. From these basic blocks, more complex sumed to predict accurately the performance of designs. The circuits can be constructed. Once a design for a specific appli- basic sources of error include (1) inaccuracies in the MOS cation has been designed, the functionality of the circuit model parameters, (2) an inappropriate MOS model, and (3) needs to be verified. Also, other constraints, like the timing inaccuracies in parasitic capacitances and needs to be verified. Also, other constraints, like the timing inaccuracies in parasitic capacitances and resistances. The and electrical characteristics, have to be studied before the circuit analysis programs widely used and electrical characteristics, have to be studied before the circuit analysis programs widely used are the SPICE pro-
design can be manufactured. The techniques and tools to gram developed at the University of California design can be manufactured. The techniques and tools to gram, developed at the University of California at Berekely
achieve this are the subject of the next section. (23) and the ASTAP program from IBM (24) HSPICE (25) is (23) , and the ASTAP program from IBM (24) . HSPICE (25) is the commercial variant of these programs. The SPICE pro-**SIMULATION** gram provides various levels of modeling. The simple models are optimized for speed, while the complex ones are used to Simulation is required to verify if a design works the way get accurate solutions. As the feature size of the processes is

pull-down structures, for which the program calculates a re- **Design Rules** sistance to power or ground. The output capacitance of the gate is used with the resistance to predict the rise and the Design rules for a layout (28) specify to the designer certain

for SPICE. Timing simulator implementations typically use MOS-model equations or table look-up methods. Examples of these simulators are in Ref. 27.

Mixed-mode simulators are available commercially today and Several approaches can be used to descibe the design rules.
merge the aforementioned different simulation techniques. These include the micron rules stated at some

The results of the simulation analysis are fed back to the a list of minimum feature sizes and spacings for all masks in design stage, where the design is tuned to incorporate the a process which is the usual style for th design stage, where the design is tuned to incorporate the a process, which is the usual style for the industry. Mead-
deviations. Once the circuit is perfected and the simulation Conway (29) popularized the λ -based ap deviations. Once the circuit is perfected and the simulation Conway (29) popularized the λ -based approach, where λ is results are satisfactory, the design can be fabricated. To do process dependent and is defined as results are satisfactory, the design can be fabricated. To do process dependent and is defined as the maximum distance
this, we need to generate a geometric layout of the transistors by which a geometrical feature on any o this, we need to generate a geometric layout of the transistors by which a geometrical feature on any one layer can stray
and the electrical connections between them. This has been a strom another feature. The advantage of and the electrical connections between them. This has been a from another feature. The advantage of the λ -based approach subject of intense research over the last decade and continues is that by defining λ properly subject of intense research over the last decade and continues is that by defining λ properly the design itself can be made
to be so. The following section introduces this problem and independent of both the process an to be so. The following section introduces this problem and independent of both the process and fabrication house, and
presents some of the well-known techniques for solving it. The design can be rescaled. The goal is to d

The layout design is considered a prescription for preparing
the layout of the inverter, with the design rules specified.
the photomasks used in the fabrication of ICs (5). There is a
set of rules, called the design rules, good electrical properties. The main objective is to obtain circuits with optimum yield in as small an area as possible without sacrificing reliability.

The starting point for the layout is a circuit schematic. Figure 2 depicts the schematic symbols for an *n*-type and *p*-type transistor. The circuit schematic is treated as a specification for which we must implement the transistors and connections between them in the layout. The circuit schematic of an inverter is shown in Fig. 4. We need to generate the exact lay- **Figure 16.** Stick diagram of the inverter.

valid and hence the simulators cannot predict the perfor- out of the transistors of this schematic, which can then be mance accurately unless new models are used. used to build the photomask for the fabrication of the inverter. Generating a complete layout in terms of rectangles **Switch-Level Simulation Switch-Level Simulation for a complex system can be overwhelming, although at some** Switch-level simulation is simulation performed at the lowest

level to generate it. Hence designers use an abstrac-

level of abstraction. These simulators model transistors as

sion between the traditional transistor sch

fall times of a gate. The second is a geometric constraints on the layout artwork so that the patterns on the processed wafer will preserve the topology and **Timing Simulators** These help to prevent separate, iso-Timing simulators allow simple nonmatrix calculations to be

employed to solve for circuit behavior. This involves making

approximations about the circuit, and hence accuracy is less

than that of simulators like SPICE. T

-
- **Mixed-Mode Simulators** 2. The interaction among the different layers

merge the aforementioned different simulation techniques. These include the micron rules, stated at some micron resolu-
Each circuit block can be simulated in the appropriate mode. $\frac{1}{2}$ tion and the lambda (i) hased ch circuit block can be simulated in the appropriate mode. tion, and the lambda (λ)-based rules. The former are given as
The results of the simulation analysis are fed back to the salist of minimum feature sizes and sp the design can be rescaled. The goal is to devise rules that are simple, constant in time, applicable to many processes, standardized among many institutions, and have a small **LAYOUT** number of exceptions for specific processes. Figure 17 gives

Figure 17. Transistor layout of the inverter.

somewhat more detail than the stick diagram but are still problems.
more abstract than the pure layout. The design rule checker, *Global* more abstract than the pure layout. The design rule checker, *Global Routing*. Global routing (36) is performed using a or DRC, programs look for design rule violations in the lay-
wire-length criterion, because all timi or DRC, programs look for design rule violations in the lay- wire-length criterion, because all timing critical nets must be outs. Magic has an on-line design rule checking. The circuit routed with minimum wire length. The routing area itself can
extractor is an extension of the DRC programs. While the beginning discount rectangular areas which extractor is an extension of the DRC programs. While the be divided into disjoint rectangular areas, which can be classi-
DRC must identify transistors and vias to ensure proper fied by their topology. A two-sided channel DRC must identify transistors and vias to ensure proper fied by their topology. A two-sided channel is a rectangular checks, the circuit extractor performs a complete job of compo-
conting area with no obstruction inside a checks, the circuit extractor performs a complete job of compo-
neuting area with no obstruction inside and with pins on two
neuting area with pins on two
integration is a rectangular routing area with nent and wire extraction. it produces a netlist, which lists the parallel sides. A switch box is a rectangular routing area with transistors in the layouts and the electrical nets that connect no obstructions and signals e transistors in the layouts and the electrical nets that connect no obstructions and signals entering and leaving through all
their terminals.
four sides (37) The focus in this problem is only to create

From the circuit design of a certain application and the design
rules of a specific process, the physical design problem is to
generate a geometric layout of the transistors of the circuit
design conforming to the specifie tions between them realized through the metal layers. For algorithm (38,39) proposed by Lee-Moore finds the shortest
instance a two-layer metallization would allow the designer path between any two points. For this, the la instance, a two-layer metallization would allow the designer path between any two points. For this, the layout is divided
to lay out metal both vertically and horizontally on the floor-
into a grid of nodes, in which each to lay out metal both vertically and horizontally on the floor-
nodes, in which each node is weighted by its
non-
node is to lay out metal both vertically and horizontally on the floor-
distance from the source of the wire plan. Whenever the wire changes direction, a via can be used distance from the source of the wire to be routed. The route
to connect the two metal layers. Due to the complexity of this that requires the smallest number of to connect the two metal layers. Due to the complexity of this that requires the smallest number of squares is then chosen. to connect and the root. If a solution exists, this algorithm will find it, but an excessproblem, most authors treat module placement and the routing between modules as two separate problems, although they sive amount of memory is required to achieve this. In the lineare related critically. Also, in former days, when designs were search algorithm, vertical and horizontal lines are drawn
less complex, design was done by hand. Now we require so-
from the source and the target, followed b less complex, design was done by hand. Now we require so-

that have been proposed (32–35). Most algorithms partition problem have gained importance in recent years. the problem into smaller parts and then combine them, or An introduction to the various algorithms that have been

reach the optimal. The modules are usually considered as rectangular boxes with specified dimensions. The algorithms then use different approaches to fit these boxes in a minimal area or to optimize them to certain other constraints. For instance, consider a certain number of modules with specific dimensions and a given area in which to fit them. This is similar to the bin-packing algorithm. After the placement step, the different modules are placed in an optimal fashion and the electrical connections between them need to be realized.

Routing. Once the modules have been placed, we need to create space for the electrical connections between them. To keep the area of the floorplan minimal, the first consideration is to determine the shortest path between nodes, although a cost-based approach may also be used. The cost is defined to include an estimate of the congestion, number of available wire tracks in a local area, individual or overall wire length, and so on. Since the problem is a complex one, the strategy is to split the problem into global or loose routing and local or detailed routing. Global routing is a preliminary step, in which each net is assigned to a particular routing area, and the goal is to make 100% assignment of nets to routing regions while minimizing the total wire length. Detailed routing then determines the exact route for each net within the global Magic tool (31), work on a symbolic layout. The latter include route. There are a number of approaches to both of these

four sides (37) . The focus in this problem is only to create space between the modules for all the nets and not to deter-**Physical Design Physical Design** mine the exact route. The algorithms proceed by routing one

the design need to be placed first and then electrical connec-
tions between them reglized through the metal layers. For algorithm (38.39) proposed by Lee-Moore finds the shortest
tions between them reglized through the me phisticated tools for this process. tical lines that intersect the original lines. This is repeated until the source and target meet. There are also a number of **Placement.** Placement is the task of placing modules adja- other heuristic algorithms that exploit different characteriscent to each other to minimize area or cycle time. The litera- tics of the design to generate optimal routing solutions. Geture consists of a number of different placement algorithms netic algorithms and simulated annealing approaches to this

start with a random placement solution and then refine it to proposed for layouts can be found in Ref. 40. Once the layout

The section describes the approach used in building inte-
grated circuits on monolithic pieces of silicon. The process in-
ial layer which is grown by a chamical vanor denosivolves the fabrication of successive layers of insulating, con-
tion process. ducting, and semiconducting materials, which have to be patterned to perform specific functions. The fabrication there- The most obvious trend in silicon material technology is

ther good conductors nor good insulators. While there are systems (44), magnetic Czochralski growth (MCZ) (44,45), many semiconducting elements, silicon is primarily chosen for and controlled evaporation from the melt. manufacturing ICs because it exhibits few useful properties. Silicon devices can be built with a maximum operating tem- **Epitaxial Layer** perature of about 150°C due to the smaller leakage currents
as a result of the large bandgap of silicon (1.1 eV). IC planar
processing requires the capability to fabricate a passivation
ing substrate. This can be achieved

molten silicon contained in a crucible. For VLSI applications, CZ silicon is preferred because it can better withstand ther- **Doping Silicon** mal stresses (41) and offers an internal gettering mechanism

than can remove unwanted impurities from the device struc-

tures on wafer surfaces (42). FZ crystals are grown without

silicon substrate. To construct these This involves the following steps: **Diffusion.** The process by which a species moves as a result

-
-
-
-
- fer handling.
- 6. A chemical-mechanical polishing (43) step is then used **FABRICATION** to produce the highly reflective and scratch- and damage-free surface on one side of the wafer.
	- ial layer, which is grown by a chemical vapor deposi-

fore must be executed in a specific sequence, which consti- the increasing size of the silicon wafers. The use of these tutes an IC process flow. The manufacturing process itself is larger-diameter wafers presents major challengers to semia complex interrelationship of chemistry, physics, material conductor manufacturers. Several procedures have been inscience, thermodynamics, and statistics. vestigated to increase axial impurity uniformity. These in-Semiconducting materials, as the name suggests, are nei- clude the use of double crucibles, continuous liquid feed (CLF)

concentration can be accurately controlled, and the layer can **Silicon Material Technology** be made oxygen and carbon free. Epitaxial deposition is a
chemical vapor deposition process (46). The four major chemi-Beach sand is first refined to obtain semiconductor-grade silical vapor deposition process (46). The four major chemical vapor deposition process (46). The four major chemical con. This is then reduced to obtain electroni

of the presence of a chemical gradient is referred to as diffu-1. The single crystal ingot undergoes routine evaluation of sion. Diffusion is a time- and temperature-dependent process. resistivity, impurity content, crystal perfection size, and To achieve maximum control, most diffusions are performed weight.
Since ingots are not perfectly round they are shaped to place at a furnace temperature and controls the amount of 2. Since ingots are not perfectly round, they are shaped to place at a furnace temperature and controls the amount of
the desired form and dimension.
3. The ingots are then sawed to produce silicon slices. The *(47)*, con

peration defines the surface orientation, thickness, ta-
per, and bow of the slice.
desired element in the form of a solution of controlled viscos-4. To bring all the slices to within the specified thickness ity can be spun on the wafer, in the same manner as the photolerance, lapping and grinding steps are employed. toresist. For these spin-on dopants, the viscosity and the spin

The wafer is then subjected to a selected high temperature to factors, including (1) hardware, (2) optical properties of the complete the predeposition diffusion. The impurity atoms can resist material, and (3) process characteristics (52). also be made available by employing a low-temperature Most IC processes require 5 to 10 patterns. Each one of

chemical doping methods discussed previously. The most important advantage of this process is its ability to control more **Junction Isolation**

Photolithography is the most critical step in the fabrication sequence. It determines the minimum feature size that can **LOCOS.** To isolate MOS transistors, it is necessary to prebe realized on silicon and is a photoengraving process that vent the formation of channels in the field regions. This imaccurately transfers the circuit patterns to the wafer. Lithog- plies that a large value of V_T is required in the field region, in raphy (50,51) involves the patterning of metals, dielectrics, practice about 3 to 4 V above the supply voltage. Two ways to and semiconductors. The photoresist material is first spin increase the field voltage are to increase the field oxide thickcoated on the wafer substrate. It performs two important ness and raise the doping beneath the field oxide. Thicker functions: (1) precise pattern formation and (2) protection of field oxide regions cause high enough threshold voltages but the substrate during etch. The most important property of the unfortunately lead to step coverage problems, and hence thinphotoresist is that its solubility in certain solvents is greatly ner field oxide regions are preferred. Therefore, the doping affected by exposure to ultraviolet radiation. The resist layer under the field oxide region is increased to realize higher is then exposed to ultraviolet light. Patterns can be trans- threshold voltages. Nevertheless, the field oxide is made 7 to ferred to the wafer using either positive or negative masking 10 times thicker than the gate oxide. Following this, in the techniques. The required pattern is formed when the wafer channel-stop implant step, ion implantation is used to inundergoes the development step. After development, the un- crease the doping under the field oxide. Until about 1970, the

process step. It specifies the ability to print minimum size then etched over the active regions. Two disadvantages of this images consistently under conditions of reasonable manufac- approach prevented it from being used for VLSI applications: turing variation. Therefore, lithographic processes with sub- (1) Field-oxide steps have sharp upper corners, which poses a micron resolution must be available to build devices with sub- problem to the subsequent metallization steps; and (2) chan-

rate are used to control the desired dopant film thickness. micron features. The resolution is limited by a number of

chemical vapor deposition process in which the dopant is in- them needs to be aligned precisely with those already on the troduced as a gaseous compound—usually in the presence of wafer. Typically, the alignment distance between two patnitrogen as a diluent. The oxygen concentration must be care- terns is less than $0.2 \mu m$ across the entire area of the wafer. fully controlled in this operation to prevent oxidation of the The initial alignment is made with respect to the crystal latsilicon surface of the wafer. tice structure of the wafer, and subsequent patterns are *Drive-In.* After predeposition the dopant wafer is subjected aligned with the existing ones. Earlier, mask alignment was to an elevated temperature. During this step, the atoms fur- done using *contact printing* (53,54), in which the mask is held ther diffuse into the silicon crystal lattice. The rate of diffu- just off the wafer and visually aligned. The mask is then sion is controlled by the temperature employed. The concen- pressed into contact with the wafer and impinged with ultratration of the dopant atoms is maximum at the wafer surface violet light. There is a variation of this technique called *prox*and reduces as the silicon substrate is penetrated further. As *imity printing,* in which the mask is held slightly above the the atoms migrate during the diffusion, this concentration wafer during exposure. Hard contact printing was preferred changes. Hence a specific dopant profile can be achieved by because it reduced the diffraction of light, but it led to a numcontrolling the diffusion process. The dopant drive-in is usu- ber of yield and production problems. So the projection alignally performed in an oxidizing temperature to grow a protec- ment and exposure system was developed, in which the mask tive layer of SiO₂ over the newly diffused area. and wafer never touch and an optical system projects and aligns the mask onto the wafer. Since there is no damage to **Ion Implantation.** Ion implantation is a process in which the mask or photoresist, the mask life is virtually unlimited.
energetic, charged atoms or molecules are directly introduced VLSI devices use projection alignment

precisely the number of implanted dopant atoms into sub-
strates. Using this method, the lateral diffusion is reduced
considerably compared to the chemical doping methods. Ion
implantation is a low-temperature process, and LOCOS processes, trench isolation, and selective epitaxial **Photolithography** isolation were among the newer approaches adopted.

desired material is removed by wet or dry etching. thick field oxide was grown using the *grow-oxide-and-etch* ap-Resolution of the lithography process is important to this proach, in which the oxide is grown over the entire wafer and In another approach, the oxide is selectively grown over the jected to a thermal cycle known as *sintering* or *anneal*desired field regions. This process was introduced by Appels *ing.* This helps in bringing the Si and metal into intiand Kooi in 1970 (55) and is widely used in the industry. This mate contact. process is performed by preventing the oxidation of the active regions by covering them with a thin layer of silicon nitride. Al is desired as an interconnect material because its resis-After etching the silicon nitride layer, the channel-stop dop-
ant can be implanted selectively. The process, has a number ant can be implanted selectively. The process, has a number bility with SiO_2 . Al reacts with SiO_2 to form Al_2O_3 , through of limitations for submicron devices. The most important of which the Al can diffuse to reach of limitations for submicron devices. The most important of which the Al can diffuse to reach the Si, forming an intimate these is the formation of the "bird's beak," which is a lateral Al0Si contact. But using pure Al has these is the formation of the "bird's beak," which is a lateral Al0Si contact. But using pure Al has certain disadvantages.
extension of the field oxide into the active areas of the device. Since Al is polycrystalline in p extension of the field oxide into the active areas of the device. Since Al is polycrystalline in nature, its grain boundaries of-
The LOCOS bird's beak creates other problems as junctions fer very fast diffusion paths for The LOCOS bird's beak creates other problems as junctions fer very fast diffusion paths for the Si at temperatures above
become shallower in CMOS ICs. The LOCOS process was 400°C. Hence, if a large volume of Al is availabl become shallower in CMOS ICs. The LOCOS process was 400° C. Hence, if a large volume of Al is available, a significant therefore modified in several ways to overcome these limita-
quantity of the Si can diffuse into A tions: (1) etched-back LOCOS, (2) polybuffered LOCOS, and the film moves rapidly to fill in the voids created by the mi-

LOCOS isolation technologies for VLSI and ultra-large-scale are used: integration (ULSI) applications. The most prominent of these is *trench* isolation technology. Trench technologies are classi-
fied into three categories: (1) shallow trenches $(53 \mu m)$, and (3) deep, narrow
moderate depth trenches (1 to 3 μ m), and (3) deep, narrow all.
trenches (BOX) (57) isolation technology uses shallow trenches refilled 4. Add a "barrier" metal to the contact hole (59). with a silicon dioxide layer, which is etched back to yield a planar surface. This technique eliminates the bird's beak of Of these techniques, the most commonly used is the barrier LOCOS. The basic BOX technique has certain drawbacks for metal. The idea is to block or hinder Al from intermixing with which the technique is modified. Si. There are three main types of contact barrier metallurgies:

Metallization barrier.

dioxide that covers the surface. An opening in the SiO_2 must
be provided to allows *contacts* between the conductor film and
the Si substrate. The technology involved in etching these
contacts is referred to as contact that exist in the path between the metal to Si substrate and
the region where the actual transistor action begins. Conven-
tional contact fabrication involves the fabrication of a contact
the diffusivity in Si and causes j to silicon at locations where the silicon dioxide has been grades the gate oxide integrity (GOI).

etched to form a window. It involves the following steps: 2. Cu diffuses and drifts easily through SiO₂. Hence, Cu etched to form a window. It involves the following steps:

- 1. In regions where contacts are to be made, the silicon 3. Cu oxidizes to CuO easily.
substrate is heavily doped.
- passivates the silicon surface.
- 3. The silicon surface is cleaned to remove the thin native- Typical process steps involved in the fabrication of a 0.8 oxide layer that is formed rapidly when the surface is μ m LOCOS *n*-well inverter are as follows: exposed to an oxygen-containing ambient.
- 4. The metal film is deposited on the wafer and makes con-Aluminum is the most commonly used metal film. The thickness is 2 μ m to 16 μ m with 5×10^{15} .

nel-stop implant must be performed before the oxide is grown. 5. After depositing the metal, the contact structure is sub-

tivity, 2.7 $\mu\Omega$ -cm, is very low, and it offers excellent compatiquantity of the Si can diffuse into Al. As a result, the Al from (3) sealed-interface local oxidation (SILO) (56). grating Si, which leads to large leakage currents or electrically shorting the circuit. This effect is referred to as *junction* **Non-LOCOS Isolation Technologies.** There have been non- *spiking* (58). To prevent junction spiking, different techniques

-
-
-
-

(1) sacrificial barrier, (2) passive barrier, and (3) stuffed

This subsection describes the contact technology to realize the
connections between devices, and how the different metal lay-
ers are connected to realize the circuit structure.
the problem with "hillock" formation. Hillo **Contact Technology.** Isolated active-device regions in the
single-crystal substrate are connected through high-conduc-
tivity, thin-film structures that are fabricated over the silicon
dioxide that covers the surface. An

-
- needs to be encapsulated for use in metallization.
-
- 4. The etch chemistry for Cu is highly contaminated, and 2. A window or *contact hole* is etched in the oxide that the wafers need to be held at higher temperatures.

1. Wafer: 1×10^{15} to 1×10^{16} CZ(p) with $\langle 100 \rangle$ crystal oritact with silicon wherever contact holes were created. entation. Epitaxial layer required because of latch-up.

- 2. Grown screen oxide layer, with the thickness in the 15.2 . Perform n^+ source/drain ion implantation using Frange 400 to 1000. The same state of 5×10^{15} /cm² As⁷⁵ at 40 keV. As is used because
-
- 4. *n*-well ion implant. Use 1×10^{13} /cm² phosphorous. The voltage used is 60 keV to 2 MeV.
- 5. *n*-well drive-in. This step is carried out at 1050 to the dopant. This step is carried out at 1050 to the dopant. 15.4 . Strip the resist. 1100 °C for 2 to 6 h. This activates the dopant atoms. 15.4. Strip the resist.
The drive-in depth is around 1 μ m to 10 μ m. 15.5. Mask the *n*⁺ regions. The drive-in depth is around $1 \mu m$ to $10 \mu m$.
- -
	-
	- 6.3. Pad nitride. Thickness is 1000 to 2000. LPCVD oxidizing process. silicon nitride is used.

	Figure 2. Strip the resist off.

	15.8. Strip the resist off.
	-
	-
	-
	-
	-
	-
	-
	-
- 7. Grow a sacrificial oxide layer and strip it. The thick-
ness is about 600 to 1000. The sacrificial oxide layer
eats into the bare silicon, thus exposing fresh silicon
bility of the electrons and relieve stress on the wa
-
- 9. V_T implant. Two masks, one for the *n* region and one for the *p* region, are used. The concentration is 1 \times **TESTING**
-
-
- ical thickness is 2500 to 4000. $\qquad \qquad \text{areas that need to be addressed to solve this problem:}$
- 13. Polysilicon doping is done by ion implantation using 5×10^{15} phosphorous. 1. Test generation
- 14. The polysilicon etch is a very critical photo/etch pro- 2. Test verification cess. 3. Design for testability
	-
	-
	-
- -
- 3. Expose the *n*-well photo on the wafer. it is slow and does not diffuse deep into the sili-
 $\frac{1}{2}$ $\frac{1$
	- 15.3. Perform n^+ anneal at 900°C for 15 min to activate the dopant.
	-
	-
- 15.6. Perform LOCOS process. **and all the end of the 15.6.** Perform p^+ source/drain ion implantation using 6.1. Strip wafer. 1×10^{15} /cm² BF₂/B¹¹ at 5 to 20 keV.
	- 6.2. Pad oxide. Thickness is 100 to 400. 15.7. Source/drain anneal at 900°C for 30 min in an $\frac{6.2}{\text{6.3}}$ Pod nitride. This is a rapid thermal
		-
	- 6.4. Expose the diffusion photo on the wafer.

	6.5. Etch the nitride layer.

	6.6. Expose the block field (BF) photo. This is the in-

	werse of the *n*-well photo and prevents the for-

	mation of the parasitic transistors
		-
		-
		-
	- 6.8. Strip the BF and the resist layer.

	6.9. Grow the field oxide. The thickness is about

	4000 to 6000 of SiO₂. The process used is a pyro

	4000 to 6000 of SiO₂. The process used is a pyro

	4000 to 6000 of SiO₂. T
		-
		-
		-
		-

area on which the device can be grown.

8. Grow a sacrificial gate oxide layer. Here the thickness

is about 80 to 130. This layer protects the gate when

the V_T implant is done.

 10^{11} to $1 \times 10^{12}/\text{cm}^2$ at 5 to 30 keV.

10. Strip the sacrificial gate oxide layer using a 50:1 HF pose of testing is a critical factor in the design of circuits. The pur-

pose of testing is to verify conformanc 20 min.
Since the number of inputs are high for VLSI circuits, testing 12. Polysilicon is deposited all over the wafer. LPCVD si- the chip exhaustively is impossible. Hence, this becomes an lane is used at 620°C for a blanket deposition. The typ- area of importance to circuit design. There are three main

-
-
-

14.1. Polysilicon photo is exposed on the wafer.

14.2. Reactive ion etch (RIE) is used to etch the polysi-

licon.

14.3. The resist is stripped.

14.3. The resist is stripped.

14.3. The resist is stripped.

14.3. The re 15. Diffusion processing the effectiveness of a given set of test vectors. Circuits can 15.1. Mask the p^+ regions. $\qquad \qquad$ also be designed for testability.

Test generation (60) involves the search for a sequence of in-
put vectors that allow faults to be detected at the primary
device outputs. VLSI circuits are typically characterized by
buried flip-flops, asynchronous circui to develop efficient test strategies. The goal of a test genera-
tion strategy (61.62) is multifold: (1) chin design verification
the functional simulator can be used in the design protion strategy (61,62) is multifold: (1) chip design verification the functional simulator can be used in the design pro-
in conjunction with the designer. (2) incorporation of the cus-
cess as an effective design analysis in conjunction with the designer, (2) incorporation of the customer's specification and patterns into the manufacturing test tectable and undetectable faults generated by the simu-

Test verification (63) involves calculating measures for how

efficient the test vectors for a given circuit are. This is often

accomplished by using fault models (64). Fault simulation re-

accomplished by using fault m faults is simulated. The fault model is a hypothesis based on an abstract model of the circuit, conformed to some precise **Design for Testability** real physical defects. To begin with, the simulator generates
a fault list that identifies all the faults to be modeled. Then a
set of test vectors is simulated against the fault-free and
faulty models. Those faults that c

the shorting of a signal node with the power rail. A number
of faults can be detected by this model, but a major disadvan-
tage of this model is its assumption that all faults appear as
the circuit. There are programs like tage of this model is its assumption that all faults appear as the circuit. There are programs like SCOAP (68) that, given
stuck-at faults. The limitations of this model have led to the a circuit structure, can calculate t stuck-at faults. The limitations of this model have led to the a circuit structure, can calculate the ability to control or ob-
increased use of other models, like the stuck-open (65) and serve internal circuit nodes. The increased use of other models, like the stuck-open (65) and serve internal circuit nodes. The concepts involved in design
bridging fault models (66). The former can occur in a CMOS for testability can be categorized as fol bridging fault models (66). The former can occur in a CMOS for testability can be categorized as follows: (1) ad hoc testing,
transistor, or at the connection to a transistor. The bridging (2) scan-based test techniques, a transistor or at the connection to a transistor. The bridging (2) scanners faults are short circuits that occur between signal lines. These $(BIST)$. faults are short circuits that occur between signal lines. These represent a frequent source of failure in CMOS ICs. A majority of the random defects are manifested as timing delay
faults in static CMOS ICs. These are faults in which the in-
creased propagation delay causes gates to exceed their rated
pecifications. The statically designed cir elevate I_{DDQ} by one to five orders of magnitude. Thus the I_{DDQ} testing approach can be used to detect shorts not detectable **Scan-Based Test Techniques.** Scan-based approaches stem

simulation to testing: \sim LSSD, approach, introduced by IBM (69). This technique is

- **Test Generation** 1. *Toggle Testing*. This is the cheapest, simplest, and least
- program, and (3) fault detection by fault simulation methods. lator can be used to locate problems in the design and correct them. This results in substantial savings in development and manufacturing. **Test Verification**
	-

of faults detected over the total number of faults modeled.
The most widely used fault model is the single stuck-at
fault model. This model assumes that all faults occur due to
the shorting of a simple pole with the power

by the single stuck-at fault model. from the basic tenets of controllability and observability. The There are several other ways of applying logic and fault most popular approach is the level sensitive scan design, or

pin count. The serial scan approach is similar to the LSSD, but the design of the shift register latch is simplified to obtain **BIBLIOGRAPHY** faster circuits. For most circuit designs, only the input and output register need be made scannable. This technique 1. R. S. Schaller, Moore's Law: past, present and future, *IEEE Spec*makes the designer responsible for deciding which registers t_{rum} , **34** (6): 52–59, June 1997. need to be scanned and is called the partial serial scan tech- 2. J. Y. Chen, CMOS—The Emerging Technology, *IEEE Circuits* nique (70). The parallel scan (71) approach is an extension of *Devices Mag.,* **2** (2): 16–31, 1986. the serial scan in which the registers are arranged in a sort 3. S. Wolf and R. N. Tauber, *Silicon Processing for the VLSI Era*: of a grid, where on a particular column all the registers have *Process Integration*, vol. 2, Sunset Beach, CA: Lattice Press, 1986.
a common read/write signal. The registers that fall on a par-
 \overline{A} D. Kahng and M. M. a common read/write signal. The registers that fall on a par-
ticular row have common data lines. Therefore, the output of surface devices *IRE Solid State Devices Res. Conf.* Carnegie Inst. a register can be observed by enabling the corresponding col- Technol., Pittsburgh, PA: 1960. umn and providing the appropriate address. Data can also be 5. N. H. E. Weste and K. Esharaghian, *Principles of CMOS VLSI* written into these registers in a similar fashion. *Design*, 2nd ed., Reading, MA: Addison-Wesley,

dancy checking can be used to incorporate a built-in self-test (MOST), *Solid State Electron.,* **9**: 927–937, 1966. module in a circuit. This involves the use of a linear feedback 7. S. M. Sze, *Physics of Semiconductor Devices,* New York: Wiley, shift register, as depicted in Fig. 19. The value in the register 1981. will be a function of the value and number of latch inputs and 8. D. A. Hodges and H. G. Jackson, *Analysis and Design of Digital* the counting function of the signature analyzer. The good part *Integrated Circuits,* New York: McGraw-Hill, 1983. of the circuit will have a particular number or signature in 9. P. K. Chaterjee, Gigabit age microelectronics and their manufacthe register, while the faulty portion will have a different ture, *IEEE Trans. VLSI Syst.,* **1**: 7–21, 1993. number. The signature analysis approach can be merged with 10. Chung-Yu Wu, Jinn-Shyan Wang, and Ming-Kai Tsai, The analythe level-sensitive scan design approach to create a structure sis and design of CMOS multidrain logic and stacked multidrain called a built-in logic block observation, or BILBO (73). Yet logic, *IEEE JSSC,* **SC-22**: 47–56, 1987. another approach to built-in test is called a design for autono- 11. M. G. Johnson, A symmetric CMOS NOR gate for high speed mous test, in which the circuit is partitioned into smaller applications, *IEEE JSSC,* **SC-23**: 1233–1236, 1988. structures that are tested exhaustively. The partitioning 12. K. J. Schultz, R. J. Francis, and K. C. Smith, Ganged CMOS: method involves the use of multiplexers. The syndrome test- trading standby power for speed, *IEEE JSSC,* **SC-25**: 870–873,

ing method, in which all possible inputs are applied and the number of 1's at the outputs is counted, is also a test method that requires exhaustive testing. The resultant value is compared to that of a known good machine.

Other Tests

So far we have discussed techniques for testing logic structures and gates. But we need testing approaches at the chip level and the system level also. Most approaches for testing Clocks Scan out chips rely on the aforementioned techniques. Memories, for **Figure 18.** Level-sensitive scan design. instance, can use the built-in self-test techniques effectively. Random logic is usually tested by full serial scan or parallel illustrated in Fig. 18. Circuits designed based on this ap-

scan methods. At the system level, traditionally the "bed-of-

proach operate in two modes—namely, normal mode and test

mode. In the normal mode of operation, t

-
-
-
- surface devices, *IRE Solid State Devices Res. Conf.*, Carnegie Inst.
- Design, 2nd ed., Reading, MA: Addison-Wesley, 1993.
- 6. H. C. Pao and C. T. Shah, Effects of diffusion current on charac-**Built-In Self-Test.** Signature analysis (72) or cyclic redun- teristics of metal-oxide (insulator)-semiconductor transistors
	-
	-
	-
	-
	-
	- 1990.
	- 13. Y. Susuki, K. Odagawa, and T. Abe, Clocked CMOS calculator circuitry, *IEEE JSSC,* **SC-8**: 462–469, 1973.
	- 14. T. Sakurai et al., Hot-carrier generation in submicrometer VLSI environment, *IEEE JSSC,* **SC-21**: 187–191, 1986.
	- 15. R. H. Krambeck, C. M. Lee, and H. S. Law, High-speed compact circuits with CMOS, *IEEE JSSC,* **SC-17**: 614–619, 1982.
	- 16. V. Friedman and S. Liu, Dynamic logic CMOS circuits, *IEEE JSSC,* **SC-19**: 263–266, 1984.
	- Figure 19. Linear feedback shift register. 17. N. F. Gonclaves and H. J. DeMan, NORA: a racefree dynamic

CMOS technique for pipelined logic structures, *IEEE JSSC,* **SC-** 43. D. Biddle, Characterizing semiconductor wafer topography, *Mi-***18**: 261–266, 1983. *croelectron. Manuf. Testing,* **15**: 15–25, 1985.

-
- 19. L. G. Heller et al., Cascade voltage switch logic: a differential 1983. CMOS logic family, *Proc. IEEE Int. Solid State Circuits Conf.,* 45. T. Suzuki et al., CZ silicon growth in a transverse magnetic field,
- Society, 1981, pp. 90–93. 20. T. D. Simon, A fast static CMOS NOR gate, in T. Knight and J. Savage (eds.), *Proc. 1992 Brown/MIT Conf. Advanced Res. VLSI* 46. J. Bloem and L. J. Gilling, Epitaxial growth by chemical vapor
- sign procedures for pass transistor switching circuits, *IEEE* 47. S. Wolf and R. N. Tauber, *Silicon Processing for the VLSI Era: JSSC,* **SC-20**: 531–536, 1985. *Process Technology,* Sunset Beach, CA: Lattice Press, 1986.
- *Applications,* W. Fichtner and M. Morf (eds.), Norwell, MA: *K*luwer, 1987, chapter 3.
- *ductor circuits, Memo ERL-M520, Dept. Electr. Eng. Comput.*
-
- 25. HSPICE User's Manual H9001, Campbell, CA: Meta-Software,
- 26. C. Terman, Timing simulation for large digital MOS circuits, in A. Sangiovanni-Vincentelli (ed.), Advances in Computer-aided En-
A. Sangiovanni-Vincentelli (ed.), Advances in Computer-aided En-
sineering Design, vol. 1 *gineering Design,* vol. 1, Greenwich, CT: JAI Press, 1984, pp. 1–91. *Proc., Semicond. Lithography VI,* **275**: 1981, pp. 156–182.
- 27. J. White and A. Sangiovanni-Vincentelli, *Relaxation Techniques* 53. D. J. Elliot, *Integrated Circuit i* for the simulation of VLSI Circuits Hingham MA: Kluwer 1987 McGraw-Hill, 1982, chapter 8. for the simulation of VLSI Circuits, Hingham, MA: Kluwer, 1987.
-
- 29. C. A. Mead and L. A. Conway, *Introduction to VLSI Systems, VLSI Electronics—Microstructure Science*, vol. 6, Orlando, FL: *Academic Press, 1983*, pp. 256–291.
Reading, MA: Addison-Wesley, 1980. Reading, MA: Addison-
-
-
-
-
-
-
-
- 37. G. Dupenloup, A wire routing scheme for double layer cell-layers, **9**: 981–994, 1990.
- 38. E. F. Moore, The shortest path through a maze, *Proc. Int. Symp.* 1988.
Switching Theory, vol. 1, Harvard University Press, 1959, pp. $\overline{63}$ H K
- 39. C. Y. Lee, An algorithm for path connection and its applications, 64. W. Malay, Realistic fault modeling for VLSI testing, *IEEE/ACM*
- 40. T. Lengauer, *Combinatorial Algorithms for Integrated Circuit Lay-* pp. 173–180.
- behavior of CZ and FZ grown Si crystals, *Phys. Status Solid,* **A64**: (1): 58–61, 1991. K85–K88, 1981. 66. J. M. Acken, Testing for bridging faults (shorts) in CMOS cir-
- *8,* Berlin: Springer-Verlag, 1982. FL, 1983, pp. 717–718.
-
- 18. C. M. Lee and E. W. Szeto, Zipper CMOS, *IEEE Circuits Devices,* 44. G. Fiegl, Recent advances and future directions in CZ-Silicon **2** (3): 101–107, 1986. crystal growth technology, *Solid State Technol.,* **26** (8): 121–131,
	- San Francisco, CA, Feb. 16–17, 1984. in *Semiconductor Silicon 1981,* Pennington, NJ: Electrochemical
- *Parallel Syst.,* Cambridge, MA: MIT Press, 1992, pp. 180–192. deposition, in N. G. Einspruch and H. Huff (eds.), *VLSI Electronics,* vol. 12, Orlando, FL: Academic Press, 1985, chap. 3, 89–139. 21. D. Radhakrishnan, S. R. Whitaker, and G. K. Maki, Formal de-
	-
- 22. C. J. Terman, *Simulation Tools for VLSI, VLSI CAD Tools and* 48. P. Burggraff, Ion implantation in wafer fabrication, *Semiconduc-*
- 49. H. Glawishnig and N. Noack, Ion implantation system concepts, 23. L. W. Nagel, *SPICE2: a computer program to simulate semicon-* in J. F. Ziegler (ed.), *Ion Implantation, Science and Technology,*
- Sci., Univ. California, Berkeley, May 9, 1975. 50. L. F. Thompson and M. J. Bowden, The lithographic process: The W. T. Weeks et al., Algorithms for ATSAP—a network analysis physics, in L. F. Thompson, C. G. Willson, M. S. 24. W. T. Weeks et al., Algorithms for ATSAP—a network analysis physics, in L. F. Thompson, C. G. Willson, M. S. Bowden (eds.), program, IEEE Trans. Circuit Theory. CT-20: 628–634. 1973. Introduction to Microlithography, A program, *IEEE Trans. Circuit Theory,* **CT-20**: 628–634, 1973. *Introduction to Microlithography, American Chemical Hannel Hannel CA: Mata-Software* Advances in Chemistry ser., vol. 219, 1983, pp. 15–85.
	- 1990. 51. M. C. King, Principles of optical lithography, in N. G. Einspruch
C. Termson, Timing simulation for large digital MOS simuita in (ed.), VLSI Electronics Micro Structure Science, vol. 1, New York:
		-
		-
- 28. R. F. Lyon, Simplified design rules for VLSI layouts, *LAMBDA,* 54. R. C. Braken and S. A. Rizvi, Microlithography in semiconductor device processing, in N. G. Einspruch and G. B. Larabee (eds.),

C. A. Meed and J. A. Convey Introduction to VLSI Suctomes VLSI Electronics—Microstructure Science, vol. 6, Orlando, FL:
- 30. S. M. Rubin, Computer Aids for VLSI Design, Reading, MA: Addi^{55.} E. Kooi and J. A. Appels, Semiconductor Silicon 1973, in H. R.

son-Wesley, 1987, chapter 11.

31. J. K. Ousterhout et al., Magic: A VLSI layout system
	-
	-
- 12. U. Lauther, A min-cut placement algorithm for general cell as
semblies based on a graph, *Proc. 16th Design Autom. Conf.*, 1979,
pp. 1–10.
33. E. S. Kuh, Recent advances in VLSI layouts, *Proc. IEEE*, **78**: 237–
263,
- lated annealing, Science, 220 (4598): 671–680, 1983.

35. C. Sechen and A. Sangiovanni-Vincentelli, TimberWolf 3.2: a

new standard cell placement and global routing package, Proc. Co. V. D. American S.C. Sechen Tutnicle T
- new standard cell placement and global routing package, Proc.
23rd Design Autom. Conf., Las Vegas, 1986, pp. 432–439.
36. G. W. Clow, A global routing algorithm for general cells, Proc. 61. S. T. Cheknodbar M. J. Bushnoll,
	- G. W. Clow, A global routing algorithm for general cells, Proc. 61. S. T. Chakradhar, M. L. Bushnell, and V. D. Agrawal, Toward 21st Design Autom. Conf., Albuquerque, NM, 1984, pp. 45–50.
	- *Proc. 21st Design Autom. Conf.,* Albuquerque, NM, 1984, pp. 62. J. D. Calhoun and Franc Brglez, A framework and method for 32–35. hierarchical test generation, *IEEE Trans. CAD,* **¹¹**: 598–608,
	- *Switching Theory,* vol. 1, Harvard University Press, 1959, pp. 63. H. K. Reghbati, *Tutorial: VLSI Testing and Validation Tech-* 285–292. *niques,* Los Alamitos, CA: IEEE Computer Society Press, 1985.
		- *Proc. 24th IEEE Design Autom. Conf., Miami Beach, FL, 1987,*
- *outs,* New York: Wiley, 1981. 65. A. P. Jayasumana, Y. K. Malaiya, and R. Rajsuman, Design of 65. A. P. Jayasumana, Y. K. Malaiya, and R. Rajsuman, Design of 64. *A.* P. Jayasumana, Y. K. Malaiya, and R. Rajsuman, Design 41. J. Doerschel and F. G. Kirscht, Differences in plastic deformation CMOS circuits for stuck-open fault testability, *IEEE JSSC,* **26**
- 42. W. Zuhlehner and D. Huber, *Czochralski Grown Silicon, Crystals* cuits, *Proc. 20th IEEE/ACM Design Autom. Conf.,* Miami Beach,

378 INTEGRATED CIRCUIT SIGNAL DELAY

- 67. K. Lee and M. A. Breuer, Design and test rules for CMOS circuits to facilitate IDDQ testing of bridging faults, *IEEE Trans CAD,* **11**: 659–670, 1992.
- 68. L. H. Goldstein and E. L. Thigpen, SCOAP: Sandia controllability/observability analysis program, *Proc. 17th Design Autom. Conf.,* 1980, pp. 190–196.
- 69. E. B. Eichelberger and T. W. Williams, A logic design structure for LSI testing, *J. Design Autom. Fault Tolerant Comput.,* **2** (2): 165–178, 1978.
- 70. R. Gupta, R. Gupta, and M. A. Breuer, An efficient implementation of the BALLAST partial scan architecture, *IFIP Proc. Int. VLSI'89 Conf.,* Munich, 1990, pp. 133–142.
- 71. H. Ando, Testing VLSI with random access scan, *IEEE/ACM Dig. Papers COMPCON 80,* February 1980, pp. 50–52.
- 72. R. A. Frohwerk, Signature analysis—a new digital field service method, *Hewlett Packard J.,* **28** (9): 2–8, 1977.
- 73. B. Koenemann, J. Mucha, and G. Zwiehoff, Built-in logic block observation techniques, *Dig. 1979 IEEE Test Conf.,* October 1979, pp. 37–41.
- 74. *IEEE Standard 1149.1: IEEE Standard Test Access Port and Boundary-Scan Architecture,* New York: IEEE Standards Board, 19.

Reading List

- A. Mukherjee, *Introduction to nMOS and CMOS VLSI Systems Design,* Englewood Cliffs, NJ: Prentice-Hall, 1986.
- L. A. Glasser and D. W. Dobberpuhl, *The Design and Analysis of VLSI Circuits,* Reading, MA: Addison-Wesley, 1985.
- M. Annaratone, *Digital CMOS Circuit Design,* Norwell, MA: Kluwer, 1986.
- M. Shoji, *CMOS Digital Circuit Technology,* Englewood Cliffs, NJ: Prentice-Hall, 1988.
- D. A. Pucknell and K. Eshraghian, *Basic VLSI Design: Systems and Circuits,* Sydney: Prentice-Hall of Australia Lt., 1988.
- W. Wolf, *Modern VLSI Design: A System Approach,* Englewood Cliffs, NJ: Prentice-Hall, 1994.
- J. Schroeter, *Surviving the ASIC Experience,* Englewood Cliffs, NJ: Prentice-Hall, 1992.
- J. M. Rabaey and M. Pedram, *Low Power Design Methodologies,* Boston: Kluwer, 1996.
- S. M. Kang and Y. Leblebici, *CMOS Digital Integrated Circuits,* New York: McGraw-Hill, 1996.
- C. Y. Chang and S. M. Sze, *ULSI Technology,* New York: McGraw-Hill, 1996.
- N. Sherwani, *Algorithms for VLSI Physical Design Automation,* Boston: Kluwer, 1993.
- R. L. Gieger, P. E. Allen, and N. R. Strader, *VLSI Design Techniques for Analog and Digital Circuits,* New York: McGraw-Hill, 1990.
- L. J. Herbst, *Integrated Circuit Engineering,* London, Oxford University Press, 1996.
- M. S. Smith, *Application Specific Integrated Circuits,* Reading, MA: Addison-Wesley, 1997.

N. RANGANATHAN RAJU D. VENKATARAMANA University of South Florida