# **FREQUENCY SYNTHESIZERS**

Frequency synthesis is the engineering discipline dealing with generation of a single or of multiple tones, all derived from a common time-base, always a crystal oscillator.

Traditionally, frequency synthesis (FS) generated a single tone with variable frequency or amplitude. There are new applications, especially for testing and simulation, that require multitone generation and even arbitrary wave generation, which relate to digital frequency synthesis. In the last two decades, FS has evolved from mainly analog to a mix of analog, radio-frequency (RF), digital, and digital signal processing (DSP) technologies.

There are three major FS techniques:

- 1. *Phase Lock Loop.* Also known as indirect synthesis, the most popular FS technique, based on a feedback mechanism that enables simplicity and economics via digital division and analog processing.
- 2. *Direct Analog.* An analog technique using multiplication, division, and mix-filtering, offers excellent signal quality and speed.
- 3. *Direct Digital.* DSP method that generates and manipulates the signal in the numbers (digital) domain and eventually converts to its analog form via a digital to analog converter.

### **776 FREQUENCY SYNTHESIZERS**



Fujitsu Semiconductors: MB15xx National Semiconductors: 23xx Philips: SA7025, SA8025, UMA1014 Motorola: MC145xxx Plessey: SP55xx, SP56xx, SP88xx Texas Instruments: TRF2020, 2050, 2052

Frequency synthesis is a mature technology yet evolving rapidly. The traditional analog designs are supplemented with ever-increasing digital and DSP methods and technologies. These allow a high level of integration, lower power, manufacturing uniformity (and thus yield uniformity), and low cost. Though a novel technology only 20 years ago, FS and especially phase lock loop (PLL) are very popular, accessible, and economical. Traditionally, FS started to enter the field of electronics as quite bulky and expensive instruments, using multiple crystals and complex analog processing functions such as mixing, filtering, and division. Better architectures and simpler designs have replaced these. Accelerating integrated **Figure 1.** Phase noise of a typical synthesizer.<br> **Figure 1.** Phase noise of a typical synthesizer. offer complete synthesizers, especially PLL and direct digital synthesizers (DDSs) on a single chip and sometimes more **SYNTHESIZER PARAMETERS** than one on a single dice.

In the engineering realm, all signals generated are *ampli*<br>fied and filtered noise. There are no deterministic signals in<br>nature. The cardinal issue for FS is therefore how clean these<br>risk is also known as resolution, a signals are and how close they come to a theoretical  $sin(\omega t)$ .<br>
Such a theoretical signal will have all of its energy in a single<br>
spectral line. In reality, signal spectra have a noise distribu-<br>
spectral line. In reality distribution designated in dBC/Hz, or its time equivalent, **Phase Noise** also known as jitter. Spectral distribution *<sup>L</sup>*(fm) details the exact spectral shape of the signal's noise and is defined by the This parameter was already mentioned before. The issue of single side-band energy level of the signal at a specific offset signal integrity, or otherwise the issue of the signal's "cleanli-<br>from the carrier relative to the signal's total energy. This de-<br>ness," is the major chall from the carrier relative to the signal's total energy. This de- ness," is the major challenge for FS designers. Long-term<br>tailed technique has become the de facto method to describe noise deals mainly with the accuracy, d tailed technique has become the de facto method to describe

For example, a 1000 MHz signal with a spectral noise characteristic of  $-70$  dBC/Hz (dB is used almost exclusively **Spurious Responses** because of the large ratios involved) at an offset of 1 kHz from the carrier means that at 1 kHz from the carrier (either These define the level of the discrete interferences, noise 1000.001 or 999.999 MHz), the single side-band noise power sources that are periodic and therefore exhibi contained in 1 Hz bandwidth is  $10^{-7}$  compared with the sigcontained in 1 Hz bandwidth is  $10^{-7}$  compared with the sig-<br>rather than a spectrum. These noise sources emerge from ra-<br>nal's total power. The function  $L(fm)$  that defines the noise diation—for example. line spurious re nal's total power. The function *L*(fm) that defines the noise diation—for example, line spurious responses at 60 Hz distribution spectrum is always measured in decibel of the (US)—or from its multiples that always exist i distribution spectrum is always measured in decibel of the (US)—or from its multiples that always exist in the air and noise level. Note that the noise is part of the signal and that nower supplies, as well as from other r the integral energy under the *L*(fm) curve is the signal total exists because of the enormous wireless traffic that is emergpower (Fig. 1). ing and growing. Other sources are mixing products in the

### **Table 2. Integrated Circuits Used in Direct Digital Synthesis**

Stanford Telecom: STEL-11xx and STEL-21xx Analog Devices: AD7008, AD9830/9831, AD9720/9721 Sciteq Communications: SEI-432, SEI-631, DCP-1



and characterize phase noise (see Fig. 1). crystal, and short-term noise deals with rapid phase fluctua-<br>For example a 1000 MHz signal with a spectral poise tions.

sources that are periodic and therefore exhibit spectral lines power supplies, as well as from other radiated energy that radio or synthesizer, nonlinearities, and ground currents.

### **Switching Speed**

This defines the amount of time it takes the synthesizer to hop from a frequency  $F_1$  to another  $F_2$ . This parameter is usually measured in two ways: by checking when the new frequency settles to within a frequency tolerance (say within 5 takes to settle to within a phase tolerance, in most cases to there are no mechanisms to clean the signals at high offset within 0.1 radian. The phase settling requirement can be as frequencies from carrier, their noise floor—where the phase much as three to five times longer than the frequency set- noise levels—is comparatively (to PLL) high. tling. Direct analog synthesizers are available from dc to 26

This defines the way the signal's phase behaves in transition communications, radar, imaging, magnetic resonance im-<br>from frequency  $F_1$  to frequency  $F_2$ . There are mainly three ways to switch: **Direct Digital Synthesis (DDS)** 

- 1. It might be a random parameter, so the phase is un- DDS is a DSP technology based on the sampling theorem. The
- the phase. Such switching requirements are necessary keying (MSK) modulation, or other phase modulation  $\frac{1}{\text{c}}$  or  $\frac{1}{\text{c}}$
- 

### **Frequency Range**

This defines the frequency band the FS covers.

The main tools used in FS are as follows: multiplication by  $a$  DDS output frequency is given by comb generation; addition and subtraction by mix and filtering; and division (digital) and feedback for PLL. Another cardinal principle in FS is as follows: Multiplication by *N* corrupts phase noise and spurious by  $N^2$  or 20 log(*N*) dB. Divi- where  $F_{ck}$  is the clock frequency, *W* is the input control, ACM sion improves by the same ratio.  $\qquad \qquad$  is the accumulator size, and  $W < ACM/2$ .

directly from the reference—as compared to PLL, which it the sampling theorem, the maximum output frequency is does indirectly. Direct analog uses building blocks such as  $F_{ck}/2$ , also known as Nyquist frequency. comb generators, mix and filter, and dividers as the main The various waveforms and modulation points are shown. tools. Many direct analog synthesizers use similar repeating Because the accumulator output is the signal phase, phase blocks for resolution. These blocks usually generate a 10 MHz modulation can be applied; amplitude modulation can be apband in the ultrahigh frequency (UHF) range, in 1 MHz steps, plied at the output of the ROM, the amplitude point. and after division (mostly by 10) they are used as an input DDS is thus a numbers technology, related to frequency designer chooses to use. Most direct analog synthesizers are these are usually referred to as aliasing frequencies.

Signals are therefore very clean because they are derived very high density (small dice). directly from the crystal; however, complexity is high and res-<br>As sampled data, DDS suffers the common problems of olution comes at a high price. Direct analog synthesizers also quantization. The level of accuracy determines the dynamic achieve fast switching speed, limited mainly by filters propa- range of the design, in most cases 10 to 12 bits. The most

kHz), or (a more strict requirement) by checking the time it gation delay. Speed ranges from  $\leq 1$  us to 50 us. Because

GHz, are usually quite bulky and expensive, exhibit excellent **Phase Transient phase and switching speed, and found applications in** 

known after switching. principle of its operation is based on storing the digital values 2. The phase can switch continuously, meaning that when of sine wave amplitude in memory, then flushing these sam-<br>switching from  $F_1$  to  $F_2$ , there will be no disturbance in ples out by addressing the memory with an i when generating linear FM signals or minimum shift ramp (memory address) to change its slope to any value (com-<br>keving (MSK) modulation, or other phase modulation. Pared with a counter that can index the RAM or ROM mem-

3. In the case of phase memory, if switched from  $F_1$  to  $F_2$  as a consequence, the accumulator output can be interpre-<br>and then back to  $F_1$ , the signal's phase will be as if the switching did not occur. This is usefu

$$
S_n = S_{n-1} + W \quad (S_n \text{ is the output of sample } n, W \text{ is the input}) \tag{1}
$$

**Other Parameters** is addressed with  $W = 0$ , the output will not change, signifying direct current (dc) signal. However, if  $W = 1$ , the accu-Other parameters are not unique to FS; among them are out-<br>put impedance, power flatness, size, power consumption, envi-<br>state. So a complete cycle of the phase from  $\phi = 0$  (accumulaput impedance, power flatness, size, power consumption, envi-<br>rond state. So a complete cycle of the phase from  $\phi = 0$  (accumula-<br>ronment, and the like.<br>Fenerally tor is 0) to  $2\pi$  (accumulator is full) takes  $2^{32}$  ticks. Generally,

$$
F_{o} = F_{ck} W / ACM
$$
 (2)

For ACM =  $2^{32}$ ,  $F_{ck}$  = 20 MHz, and *W* = 1, output fre-**SYNTHESIS TECHNIQUES** quency is given by 0.00465 . . . Hz, which is also the synthe-<br>sizer resolution, its smallest step.

The read-only memory (ROM) output is connected to a dig-<br>ital-to-analog converter (DAC) which generates the analog converter (DAC) which generates the analog This method, the first to be used in FS, derives the signals signal smoothed by the output filter (see Fig. 2). According to

to the next similar stage. Every stage divides by 10, thereby only by the clock. The artifacts caused by sampling generate increasing the resolution arbitrarily by as many stages as the many (mirror) frequencies as shown in the sampling theorem;

instruments and traditionally use binary coded decimal DDS offers simplicity, economy, integration, and very fast (BCD) for control. This is losing importance because a com- switching speed. The digital nature of the technology offers puter controls all modern applications. design flexibility and simplicity, low-cost manufacturing, and



**Figure 2.** Direct digital synthesizer block diagram and functionality.

MHz for GaAs) and spurious response. Spurious responses sion to the reference. Synthesis is simple because the variable are generally limited to  $-6D$ , where D is the number of bits used in the DAC. Thus a 10 bit DDS (using a 10 bit DAC) cies  $F_0$ usually be limited to  $-60$  dBC spurious responses. These spurious responses are either periodicities generated in the quan-<br> $F_c = N$ Fr  $(F_c = \text{output frequency}, F_r = \text{reference})$  (3) tization process or intermodulation products generated by the DAC, the only analog part. As a rule of thumb, spurious performance deteriorates with increased output frequency or otherwise with decrease in samples per cycle. Arbitrary waveform generators (AWGs) are a superset of DDS. These enable the memory to be loaded with arbitrary wave samples, and then they sequentially flush the wave samples out. AWGs found use in simulation and testing.

## **Phase Lock Loop**

PLL is the technology of choice for generating radio frequencies and microwave frequencies for radio applications. PLL,



**Figure 3.** Phase lock loop block diagram. **Figure 4.** Second-order loop circuits.

significant weakness of DDS are limited bandwidth (clock fre-<br>quencies are in the 400 MHz for CMOS devices and 1500 structure that locks the phase of the output signal after divistructure that locks the phase of the output signal after divicounter (divider) *N* allows the generation of many frequen-

$$
F_0 = NFr
$$
 ( $F_0$  = output frequency,  $F_r$  = reference) (3)



by the use of dual modulus devices, capable of dividing by two sources within the loop are multiplied by 20 log(*N*), which can (and sometimes more) ratios. For example, 64/65 or 128/129 be very significant when *N* is large. Typical phase detector

and very low cost, and include all the functionality necessary lowering *N* and generating step size smaller than Fr (hence with the exception of an external crystal, voltage controlled fractional), thereby gaining phase noise performance. The oscillator (VCO) and loop filter (mainly resistors and capaci- fractional principle requires dynamic changes in division rators). Convenience, economy, simplicity, and ease of use made tio *N*, thereby causing spurious signals, which are compen-PLL a household name used in television, radio, consumer sated by either extra filtering, analog feed forward correction electronics, cellular phones, and Satcom terminals, practically (open loop), or digital waveshaping techniques. in almost any conceivable electronics radio (see Fig. 3).

When locked, PLL can be assumed to be a linear system, **BIBLIOGRAPHY** and classical feedback theory can be applied for analysis. The most common PLL structure is of second order, and there are R. E. Best, *Phase Lock Loops: Theory, Design and Applications*, New two poles in the transfer function denominator: one from the York: McGraw-Hill, 1984.<br>VCO, with a Laplace domain transfer function given by  $K_n/s$  F M Cordner Bhaselesh Tes VCO, with a Laplace domain transfer function given by  $K_v/s$ <br>  $K_v$  is the VCO constant, phase is the integral of frequency<br>
and one from the loop filter having a memory device (capaci-<br>
tor). The loop transfer function is

$$
\varphi_0/\varphi_1(s) = \frac{2\xi\omega_n s + \omega_n^2}{s^2 + 2\xi\omega_n s + \omega_n^2}
$$
 (4)

 $\omega_n$  is the natural frequency and  $\xi$  is the damping, both bor-<br>Englewood Cliffs, NJ: Prentice-Hall, 1983. rowed from classical control theory.  $\omega_n$  and  $\xi$  are given by (for R. C. Stirling, *Microwave Frequency Synthesis*, Englewood Cliffs, NJ: the active loop structure shown, Fig. 4) Prentice-Hall, 1987.

$$
\omega_{\rm n} = (K/T_1 N)^{0.5}
$$
 and  $\xi = \omega_{\rm n} T_2 / 2$  (5)

 $T_1 = R_1C$ ,  $T_2 = R_2C$ ,  $K = K_vK_v/N$ ,  $K_v$  (Hz/V), and  $K_p$  (V/radian) BAR-GIORA GOLDBERG Seited Electronics, Inc. are VCO and phase detector constants.

Overall performance is controlled by noise sources from phase detector, divider, and other active components within the loop bandwidth and by the VCO outside. Within the loop **FRESNEL'S FORMULAE.** See OPTICAL PROPERTIES.

by changing the division ratio *N*. Changing *N* is made easy bandwidth, VCO noise is suppressed by the loop. PLL noise are very common. The same very common. The same very common. The same very common contract the  $-150 \text{ dBC/Hz}$  range for well-designed circuits. PLL chips are available in a great variety, in low power An advanced PLL technology known as fractional-*n* allows

- 
- 
- 
- York: Wiley, 1983.
- B. Miller and B. Conley, A multiple modulator fractional divider, *IEEE Trans. Instrum. Meas.,* **40**: 578–583, 1991.
- U. L. Rohde, *Digital PLL Frequency Synthesizers: Theory and Design,*
- 
- J. Tierney, C. M. Radar, and B. Gold, A digital frequency synthesizer, *IEEE Trans. Audio Electroacoust., AU-19: 48-57, 1971.*