# **FUNDAMENTALS OF D/A CONVERSION**

All electrical signals in the real world are analog in nature, **Static and Dynamic Performance** and their waveforms are continuous in time. However, most An ideal *N*-bit voltage DAC generates 2<sup>*N*</sup> discrete analog out-<br>signal processing is done numerically in a sample data form put voltages for digital inputs varyi signal processing is done numerically in a sample data form put voltages for digital inputs varying from  $000$ . . . 0 to 111 in discrete time. A device that converts a stream of discrete 1 as illustrated in Fig. 1(a) for in discrete time. A device that converts a stream of discrete  $\ldots$  1 as illustrated in Fig. 1(a) for the ideal 4 bit DAC exam-<br>digital numbers into an analog waveform is called a digital-<br> $\mu$ le. In the unipolar case, th digital numbers into an analog waveform is called a digital-<br>to-analog converter (DAC). One familiar example of a DAC surfact the range when the digital input  $D<sub>e</sub>$  is 000 0 to-analog converter (DAC). One familiar example of a DAC output of the range when the digital input  $D_0$  is 000 . . . 0.<br>application is the CD player. Digital bits, 1s and 0s, stored in However in the binolar case or in application is the CD player. Digital bits, 1s and 0s, stored in However, in the bipolar case or in differential DACs, the ref-<br>the CD represent the electrical music waveform sampled in experience point is the midpoint of the CD represent the electrical music waveform sampled in erence point is the midpoint of the full scale when the digital<br>discrete time. DACs inside CD players convert the digital input is 100 0 whereas 000 0 and 111 1 re data stream read from optical discs into an audible sound sent the most negative and most positive DAC input ranges,<br>waveform. DACs are used as stand-alone devices or as sub-<br>respectively. An ideal DAC has a uniform stan s waveform. DACs are used as stand-alone devices or as sub-<br>blocks of other systems, such as analog-to-digital converters subsequences a linear transfer characteristic with a constant slope blocks of other systems, such as analog-to-digital converters plays a linear transfer characteristic with a constant slope.<br>(ADCs), and cover the frequency spectrum from subsonic to However in reality the DAC transfer char (ADCs), and cover the frequency spectrum from subsonic to However, in reality, the DAC transfer characteristic is far<br>microwave frequencies. Some examples of the systems in from being ideal as shown in Fig. 1(b). First ty microwave frequencies. Some examples of the systems in from being ideal as shown in Fig. 1(b). First, typical DACs<br>which DACs play an integral role are TV monitors, graphic have variance in step size and a curvature in the which DACs play an integral role are TV monitors, graphic have variance in step size and a curvature in the transfer<br>display systems, digital voice/music/video systems, digital characteristic measured in terms of different display systems, digital voice/music/video systems, digital characteristic measured in terms of differential and integral servo controllers, test systems, waveform generators, digital nonlinearities (DNL and INL) respectiv servo controllers, test systems, waveform generators, digital nonlinearities (DNL and INL), respectively. In addition, the transmitters in modern digital communications systems, and overall transfer curve shifts up or down transmitters in modern digital communications systems, and overall transfer curve shifts up or down, and the slope is dif-<br>ferent from the ideal one. The former is defined as offset er-

$$
V_0(D_i) = \left(\frac{b_N}{2} + \frac{b_{N-1}}{2^2} + \dots + \frac{b_2}{2^{N-1}} + \frac{b_1}{2^N}\right) V_r
$$
 (1)

DAC and  $b_N b_{N-1} \cdots b_1$  is the binary representation of the in- (sin *x*)/*x* function. If this sample-and-held waveform is low-

put digital word  $D_i$ ,  $b_N$  is the most significant bit (MSB), and  $b_1$  is the least significant bit (LSB). The digital-to-analog (D/A) conversion is a linear mapping of the input digital word to the analog output. Although purely current-output DACs are possible, voltage-output DACs are more common.

Because digital numbers are limited in length, the number of different possible DAC output levels depends on the number of bits used to form digital input word. For example, a DAC with two-bit digital word can have four possible outputs. A digital number of 00 represents one possible output, whereas 01, 10, and 11 each represents a different distinct output. That is, the total number of the output levels of a DAC using an *N*-bit long digital input word is  $2^N$ . Therefore, the step size between the outputs created by two adjacent digital input words is  $V_r/2^N$ . This value represents the minimum voltage that can be resolved by an *N*-bit DAC. The resolution of a DAC is defined as the minimum resolvable output step, but the number of bits used for the digital input word is also quoted as resolution. In a strict sense, it is impossible to represent an analog waveform accurately with any limited number of discrete levels. However, real applications are limited either by noise or by other system requirements and need no finer resolution than necessary. For example, a video signal **DIGITAL-TO-ANALOG CONVERSION** digitized with 8-bit resolution is sufficient for the current video standard, whereas CD players use 16 bit data to reproduce music.

input is  $100 \ldots 0$ , whereas  $000 \ldots 0$  and  $111 \ldots 1$  repreferent from the ideal one. The former is defined as offset error, and the latter as gain error.

**DAC Resolution** DAC performance is limited by two factors. One is the static linearity in representing digital numbers with a finite The basic function of a DAC is the conversion of a digital<br>number into an analog level. An N-bit DAC generates a dis-<br>crete analog output level, either voltage or current, for every<br>digital input word. The maximum range o cause the impulse response does not exist in the analog domain, the ideal D/A conversion is a sample-and-hold operation as shown in Fig. 2(c). It is still assumed that the DAC output is fast enough to make a step response. This samwhere  $V_r$  is a reference voltage setting the output range of the ple-and-hold process exhibits a frequency response of a



Figure 1. DAC transfer characteristics: (a) ideal case and (b) nonideal case.



**Figure 2.** D/A conversion process: (a) input and its spectrum, (b) sampled data and its spectrum, and (c) sample-and-held DAC output and its spectrum.

(**c**)



# **Signal-to-Noise Ratio**

The lower bound in DAC resolution is set by the step size of  $I$ the minimum incremental amount of the DAC output. Ideally this finite step size of the DAC output appears as a random noise in the D/A conversion. It is similar to the quantization noise of the A/D conversion process. The random noise can be modeled as an ideal DAC with an additive random noise for  $i = 0, 1, \ldots, 2^N - 1$ . DNL and INL are normalized to the source between values of  $-V_r/2^{N+1}$  to  $V_r/2^{N+1}$  as illustrated in ideal one LSB step, and the largest positive and negative the probability density function of Fig. 3, where  $\Delta$  is  $V_r/2^N$ . Estimating the noise as the difference between the actual in-<br>the static performance of a DAC.<br>put and the nearest level, the noise  $Q<sub>x</sub>(n)$  lies between Several different definitions of

$$
-\frac{\Delta}{2} \le Q_x(n) \le \frac{\Delta}{2} \tag{2}
$$

$$
\sigma^2 = \int_{-\Delta/2}^{\Delta/2} \frac{x^2}{\Delta} dx = \frac{\Delta^2}{12}
$$
 (3)

of the maximum signal to the inband uncorrelated noise. Be- latter is called best-straight-line linearity. cause the maximum signal power is  $V_r^2/8$ , the well-known relation of the noise is derived using Eq. (3) as **Monotonicity**

$$
SNR = 10 \times \log \left[ \frac{3 \times 2^{2N}}{2} \right] \approx (6.02N + 1.76) \, \text{dB} \tag{4}
$$

reality, the DAC transfer characteristic is not linear, and the and INL in binary-weighted DACs usually appear at a major nonlinearity in the D/A conversion process appears as har- transition point. The major transition point is the point at monics or intermodulation components in the DAC output. which the MSB changes in the digital input such as between Considering nonlinearity, DAC performance is more accu-  $0.11 \ldots 1$  and  $100 \ldots 0$ . If the MSB weight is smaller than rately defined using the total signal-to-noise ratio (TSNR) or the ideal value (1/2 of the full range), the analog output sometimes referred to as the signal-to-noise-and-distortion ra- change can be smaller than the ideal step  $V_r/2^N$  when the tio (SNDR). For an ideal DAC without nonlinearity, noise is MSB changes. If the decrease in the output is larger than one limited only by quantization, and SNDR should be identical LSB, the DAC becomes nonmonotonic. The similar nonmonoto SNR. In some applications such as generating complex tonicity can take place when switching the second or lower spectrums in wireless radio-frequency (RF) systems, the in- MSB bits in binary-weighted multibit DACs.

termodulation from DAC nonlinearity is the most critical issue because strong interfering tones produce inband spurious components and degrade the inband SNR. The DAC performance for such applications is often measured as spuriousfree dynamic range (SFDR), which is the ratio of the maximum signal component and the largest spurious component. The INL is the key design factor for low SFDR applications.

### **DNL and INL**

**Figure 3.** Density function of the quantization noise. The fundamental limit of the DAC performance is SNR, but it is more likely that DAC performance is limited by spurious pass filtered, the original signal is restored except for a gain and harmonic components. The DAC nonlinearity can be mea-<br>droop resulting from the  $(\sin x)/x$  function. In practice, the<br>DAC output cannot change instantaneous

$$
DNL(D_i) = \frac{V_0(D_{i+1}) - V_0(D_i) - V_r/2^N}{V_r/2^N}
$$
 (5)

$$
INL(D_i) = \frac{V_0(D_i) - i \times V_r/2^N}{V_r/2^N}
$$
 (6)

numbers for both DNL and INL are usually quoted to specify

Several different definitions of *INL* may result depending on how two endpoints are defined. The two endpoints are not exactly 0 and  $V_r$  because of the offset and gain errors explained in Fig. 1(b). In most DAC applications, the offset and gain errors resulting from the nonideal endpoints do not matas shown in Fig. 3. Then the average noise power  $\sigma^2$  can be<br>calculated as<br>tive measure using the straight-line linearity concept rather than the endpoint linearity in the absolute measure. The straight line can be defined as two endpoints of the actual DAC output voltages or as a theoretical straight line adjusted to best fit the actual DAC output characteristic. The former The signal-to-noise ratio (SNR) is defined as the power ratio definition is sometimes called endpoint linearity, whereas the

 $SNR = 10 \times \log \left[ \frac{3 \times 2^{2N}}{2} \right] \approx (6.02N + 1.76) \text{ dB}$  (4) A DAC is monotonic if its output increases as the digital input increases. The condition for monotonicity requires that the derivative of the transfer function never change sign and that If the number of bits increases by one, noise is lowered by the DNL be better than  $-1$  LSB. Monotonicity of a DAC is about 6 dB. important in all DAC applications, but it is a necessity in The SNR accounts for inband uncorrelated noise only. In such applications as digital control and video. The worst DNL

Monotonicity is inherently guaranteed if an *N*-bit DAC is bit level with low voltage and temperature coefficients. Howmade of 2<sup>*N*</sup> elements for thermometer decoding. However, it ever, in the MOS process, such high-quality resistors are not is impractical to implement high-resolution DACs using 2*<sup>N</sup>* available. Either diffusion or undoped poly resistors are used, elements because the number of elements grows exponen- and the achievable matching accuracy is below 8-bit level tially as *N* increases. For high-resolution DACs, four different with one-order higher voltage and temperature coefficients ways of achieving monotonicity exist. They are using the than those of film resistors in bipolar process. Although resisslope-type approach, the multilevel segmented DAC ap- tors are carefully laid out using large geometry, matching of proach, calibration, and the interpolative oversampling tech- resistors in integrated circuits is still limited by the mobility nique. The first one is to use a linear voltage ramp and to and resistor thickness variations. Differential resistor DACs control the time to stop digitally so that accurate voltage pro- with large feature sizes are reported to exhibit higher matchportional to the digital word can be obtained. Oversampling ing accuracy at the 11 to 12 bit level. interpolative DACs also achieve monotonicity by converting a A resistor-string DAC is inherently monotonic and exhibits pulse-density modulated bitstream into analog waveform. good DNL, but it suffers from poor INL. For higher INL, trim-The slope-type DAC has a limited use in digital panel meters ming or adjustment techniques are needed, but it is impractiand in other slow measurement uses, and it is not covered cal to apply them to all  $2<sup>N</sup>$  resistor elements. A very practical here. However, the calibration and oversampling approaches method to improve the INL of the resistor-string DAC is to are covered in separate sections. use on-chip unity-gain buffers and to adjust voltages at inter-

A resistor string made of 2<sup>*N*</sup> identical resistors is a straight- An added benefit of this INL trimming method is the reduced forward voltage divider. Switching the divided reference volt- RC time constant due to the vol ages to the output makes a DAC as shown in Fig. 4, which adjustment taps. uses a 3-bit binary tree decoder. Because it requires a good switch, the stand-alone resistor-string DAC is easier to imple- **Binary-Weighted Current DAC** ment using metal-oxide-semiconductor (MOS) technologies. Resistor strings are widely used as an integral part of the Although the resistor-string DAC is simple to make for a flash ADC. One major drawback of using it as a stand-alone small number of bits, the complexity grows exponentially as DAC is that the DAC output resistance depends on the digital the number of bits increases. Binary-ratioed elements are input word and switch on-resistance. This nonuniform set- simpler to use for a large number of bits. One of the simplest tling time constant problem can be alleviated either by adding DAC architectures using the binary-weighted current sources low-resistance parallel resistors or by compensating for MOS is shown in Fig. 5 (3). It is the most popular stand-alone DAC switch overdrive voltages (2). The code-dependent settling has architecture in use today. In bipolar technology, transistors no effect on the DAC performance when used as an ADC sub- and emitter resistors are ratioed with binary values as

mediate taps of the resistor string using conventional trim-**DAC ARCHITECTURES** ming techniques. For this, the buffers require high open-loop gain, low output resistance, large current driving capability, **and wide bandwidth for accurate and fast setting. The more**<br>A resistor-String DAC taps that are adjusted, the better integral linearity obtained.<br>A resistor string made of  $2^N$  identical resistors is a straight- An added RC time constant due to the voltage sources applied to the

block. shown. In MOS technology, only ratioed transistors are used Film resistors such as Tantalum, Ni–Cr, or Cr–SiO used as in, for example, a video random-access-memory (RAM) in bipolar process exhibit very good matching of above the 10- DAC that is made up of simple PMOS differential pairs with



**Figure 4.** Resistor-string DAC.



**Figure 5.** Binary-weighted current DAC.

bit level matching using 10 to 20  $\mu$ m device size, bipolar DACs are known to have above 10-level matching using thin- Although binary weighting reduces circuit complexity, the

binary-weighted tail currents. Although MOS DACs exhibit 8 transresistance amplifier, but in high-speed DACs, the output bit level matching using 10 to 20  $\mu$ m device size, bipolar current is used directly to drive a res

film resistors. The current sources are switched on or off ei- number of transistors and resistors still grows exponentially ther by means of switching diodes or differential pairs as because a unit component is repeatedly used for good matchshown. The output current summing is done by a wideband ing. This complexity problem is alleviated using another type





**Figure 7.** Binary-weighted capacitor-

of current-ratioed DAC known as R–2R DAC shown in Fig. 6. ground. One extra smallest *C* is not necessary for DAC as The *R*–2*R* network consists of series resistors of value *R* and shown in Fig. 7, but as a subblock of an ADC, it is needed to shunt resistors of value 2*R*. Each shunt resistor 2R has a sin- make the total capacitance of 2*NC*. Because the top plate is gle-pole double-throw electronic switch that connects the re- connected to the summing node, the top plate parasitic capacsistor either to ground or to the output current summing itance has a negligible effect on the DAC performance. The node. The operation of the *R*–2*R* ladder network is based on capacitor-array DAC requires two-phase nonoverlapping the binary division of current as it flows down the ladder. At clocks for proper operation. Initially, all capacitors should be any junction of series resistor *R*, the resistance looking to the charged to ground. After initialization, depending on the digiright side is 2R. Therefore, the input resistance at any junc- tal input, the bottom plates are connected either to  $-V$ , or to tion is  $R$ , and the current splits equally into two branches at ground. Then the output is the same as given by Eq. (1). Like the junction because it sees equal resistances in both direc- the *R*-2*R* DAC, the capacitor-array DAC can be used as an tions. The advantage of the *R*–2*R* ladder method is that only MDAC. two values of resistors are used, greatly simplifying the task of matching or trimming and temperature tracking. Also, for **Monotonic Segmented DACs**

process are known to be very accurate passive components This guarantees monotonicity, but the problem is an exponencomparable to film resistors in the bipolar process both in the tial increase in the complexity as the number of bits inmatching accuracy and voltage and temperature coefficients. creases. The binary-weighted capacitor-array DAC is shown in Fig. 7. Applying a two-step conversion concept, a monotonic DAC The DAC is made of a parallel capacitor array of *N* capacitors can be made using coarse and fine DACs. The fine DAC diwith a common top plate (4). Unlike DACs using resistors and vides the next MSB segment into fine LSBs. Two examples of currents, the capacitor-array DAC is based on a dynamic the monotonic-segmented approach exist. One is a combinacharge redistribution principle. Therefore, it is not convenient tion DAC, and the other is the most widely used next-segment to use it in continuous-time applications, and for stand-alone approach. Because it is difficult to achieve fine resolution usapplications, a resettable feedback amplifier periodically ing one DAC, both approaches use two separate DACs. The charging the top plate of the array and an output  $S/H$  or deg-  $R + C$  combination DAC uses two different DAC types to litcher are needed. The capacitor array is known to give a 10- achieve two-level D/A conversion as shown in Fig. 9. The bit level matching for this use. The matching accuracy of the MSB resistor-string DAC supplies the reference voltages to capacitor in MOS technology depends on the geometry sizes the LSB capacitor-array DAC. When the top plate is initial-

charged either to the offset of the feedback amplifier or to the ing the next clock phase, the bottom plates of capacitors are

high-speed applications, relatively low-valued resistance can<br>be used in the previous section, a DAC system is greatly<br>be used for even more savings in the chip area. The major<br>disadvantage of this architecture is the nonm segment is individually represented by a unit element, the **Binary-Weighted Capacitor-Array DAC** DAC output should increase as a new unit element is Capacitors made of double-poly or poly-diffusion in the MOS switched in as the thermometer-code input increases by one.

of the capacitor width and length and the dielectric thickness. ized, all capacitor bottom plates are connected to the higher voltage of the next segment of the resistor-string DAC. Dur-

### **524 DIGITAL-TO-ANALOG CONVERSION**



**Figure 8.** Thermometer-coded monotonic DACs: (a) resistor, (b) current, and (c) capacitor arrays.

0. This segmented DAC approach guarantees inherent mono- DAC divider should have a monotonicity of  $N - M$  bits. Altion. However, INL is still poor because the MSB is set by quirement, it is still limited in INL due to the limited matchthe resistor string. Fully differential implementation of this ing accuracy in the MSB. This segmented current DAC, with architecture is known to benefit from the lack of the even-<br>order nonlinearity and to achieve high INL<br>tecture. order nonlinearity and to achieve high INL.

The same idea used in the  $R + C$  combination DAC can be implemented using two DACs of the same type. A segmented **DAC CONVERSION ACCURACY** DAC with total *N* bits is shown in Fig. 10. For monotonicity, the MSB *M* bits are selected by a thermometer code, but one DAC performance is directly affected by static linearity and of the MSB current sources corresponding to the next seg- dynamic settling. The former is limited by the matching accu-

selectively connected to the lower voltage of the segment if ment of the thermometer code is divided by a current divider the digital bit is 1 but stay switched to the higher voltage if for the fine LSBs. As in the  $R + C$  capacitor array, the fine tonicity as far as the LSB DAC is monotonic within its resolu- though monotonicity is guaranteed with modest matching re-



**Figure 9.**  $R + C$  combination monotonic DAC.

by nonideal settling. When a DAC is used in the feedback with a well-defined time constant. Main sources for nonideal path of an ADC, the DAC linearity also affects the ADC lin- dynamic settling errors are slew, glitch, and clock jitter. earity. In ADC applications, the number of bits per stage is determined by how many bits are resolved in the DAC, de-<br>
pending on ADC architecture. However, the dynamic DAC<br>
settling requirement in ADCs is less stringent than those Mismatch between elements occurs because of parasit settling requirement in ADCs is less stringent than those Mismatch between elements occurs because of parasitic ele-<br>used as stand-alone devices. As explained in Fig. 2, stand- ments, uncertainties in the size of drawn sha used as stand-alone devices. As explained in Fig. 2, stand-

racy of passive or active components, and the latter is limited speed DACs, most DAC output should settle exponentially

alone DACs should settle either infinitely fast or purely expo- varying process parameters. There is typically about  $\pm 0.2\%$ nentially in making transitions from one level to another. mismatch between two resistors of the same value drawn Because fast settling is not possible except for extremely low- with a length of 10 to 20  $\mu$ m. For similar reasons, capacitors



**Figure 10.** Two-level segmented monotonic DAC.



**Figure 11.** Simulated DNL and INL of a 12-bit DAC with 0.1% component matching.

The effect of component mismatch appears as static nonlinearity. Because of statistical randomness of the process variation, the mismatch effect on the DAC performance can be better understood using statistical Monte Carlo analysis. Figure 11 show the distribution characteristics of DNL and INL of a 12-bit segmented DAC with 1% random mismatch in current sources and the next-segment divider. The 12 bits are partitioned into four thermometer-coded MSBs and binaryweighted 8-bit LSBs. The *x*-axes for both graphs are in units of LSB, whereas the *y*-axes represent the total number of occurrences out of 100 samples. The segmented DAC architecture guarantees monotonicity regardless of the amount of mismatch in the elements. There exist many samples with INL greater than 1 LSB, but no DNL exceeds 1 LSB.

# **Slew and Settling**

The output of a DAC is a sampled step waveform held con- **Figure 13.** SNDR degradation of a 12-bit DAC due to limited slew stant during a word clock period. The ideal transition from rate.



Figure 12. DAC transient errors: (a) settling and (b) slew.

one value to another is an exponential function. High-speed DACs usually have a current output, and the output is usually terminated with a 50 or 75  $\Omega$  low-impedance load. Therefore, the current output DAC can be designed so that the output may settle exponentially with a fixed time constant. However, for voltage output DACs, either a transconductance amplifier or a sample-and-hold amplifier is used as a buffer amplifier. In general, all amplifiers slew to a certain degree if a large transient signal is suddenly applied to the input. Figure 12 shows two waveforms with transient errors resulting from exponential settling and slew limiting.

In the exponential-settling case, the transient error defined by the shaded area is proportional to the height of the jump. This implies that any single time-constant settling does not produce any nonlinearity error. In reality, amplifiers settle with multiple poles although one of them is dominant. To see this effect, consider a two-pole settling case. The transient

$$
\text{Transient error} = h \left( \frac{\tau_1^2}{\tau_1 - \tau_2} + \frac{\tau_2^2}{\tau_2 - \tau_1} \right) \tag{7}
$$

where  $\tau_1$  and  $\tau_2$  are the two time constants. As in the single and transistors also show mismatch due to process variations. time-constant case, the transient error is a linear function of





Figure 14. 12 bit DAC output with two poles: (a) time waveform, (b) its detail, and (c) its FFT.

generates only linear errors and will not affect the DAC lin- the minimum slew rate is given. Any sinusoidal waveform

portional to  $h^2$ . From the simple slewing distortion model, the worst case harmonic distortion (HD) when generating a sinus- slew-limited distortion. The summary plot of the SNDR vs. oidal signal with a magnitude  $V_0$  with a limited slew rate of slew rate of a 12 bit DAC example is shown in Fig. 13, where *S* is the *x*-axis unit is normalized to the maximum slew rate of the

$$
HD_k = 8 \frac{\sin^2 \frac{\omega T_c}{2}}{\pi k (k^2 - 4)} \times \frac{V_0}{ST_c}, \quad k = 1, 3, 5, 7, ... \tag{8}
$$

*h*, and the preceding result implies that the two-pole settling where  $T_c$  is the clock period (5). For a given distortion level, earity. **has a maximum slew rate of**  $\omega_0 V_0$  **at the zero-crossing point.** However, in the latter slew-limited case, the area is pro- Therefore, if a DAC has a slew rate much higher than this maximum slew rate, the DAC output will exhibit negligible sinusoidal waveform. As expected from Eq. (8), the SNDR is proportional to the slew rate. Figures 14 and 15 show the simulated output spectrums of a 12-bit DAC for two cases. One is the two-pole settling case, and the other is the slew-



Figure 15. 12 bit DAC output with slew limit: (a) time waveform, (b) its detail, and (c) its FFT.

limited case. As predicted in Fig. 13, the SNDR of the former where more current sources are switched on can exhibit a case stays high at 74 dB, whereas the latter case suffers from slower settling time than that of lower output levels. lower SNDR of 56 dB. The harmonics of the input increase

drastically in the slew-limited case. **Glitch and Clock Jitter** One more nonideal factor that contributes to the settling of a DAC is the parasitic capacitance. The parasitic capaci- Ideally, all bits of the digital input word should switch at the tance of the current sources shifts the poles to display a code- same time so that any change in the digital word can be redependent time constant. As a result, the dominant pole of flected in the analog output waveform simultaneously. Howa DAC varies according to input digital words. Because the ever, even with the use of an input data latch to synchronize

parasitic capacitances are additive, the higher output levels the digital word, different data paths cause a slight variation



Figure 16. Effects of (a) MSB glitch and (b) clock jitter.

in the switching time of the digital bits. This phenomenon<br>
causes a glitch in the output and affects the performance of stimulated many innovative DAC developments. Although<br>
the DAC. For example, at the major code trans

Obviously this situation is the worst case. A more realistic **Trimming** glitch spike and its effect on the output spectrum is shown in Fig. 17 where 5% glitch is simulated for the same 12-bit DAC Component matching is limited by many variations in physiwith a sinusoidal input. The frequency spectrum of the output cal dimensions and process parameters. The effect of random with glitches exhibits an elevated noise floor. Although a few size variation is reduced using physically large dimension. techniques such as segmented antisymmetric switching have Careful layout using common centroid or geometric averaging been proposed to alleviate the glitch problem, an easier solu- can also reduce the process gradient effect. However, it is postion is to employ a sample-and-hold amplifier at the DAC out- sible to further improve component matching by trimming on put as a deglitcher. The basic idea of deglitching is to keep the wafer in a post-fabrication process. Resistor value can the DAC in the hold mode until all the switching transients be either laser trimmed (6), Zener-zapped (7), or electronihave settled. If the deglitcher is faster than the DAC, the slew cally controlled by switches using programmable read-onlyrate limitation may improve. However, if the slew rate of the memory (PROM) and erasable PROM (EPROM). The laserdeglitcher is of the same order as the DAC, the slew distortion trimming and the Zener-zapping processes are nonreversible.

clock jitter. The glitch results from the switching time differ- peated. ence of digital bits while the clock jitter results from the ran- The laser-trimming method involves using a focused laser

### **DIGITAL-TO-ANALOG CONVERSION 529**

Even if the output waveform is correctly generated from the input word, the timing error will raise the noise floor of the DAC. If the jitter has a Gaussian distribution with a rootmean-square jitter of  $\Delta t$ , the worst-case SNR resulting from this random word clock is

$$
SNR = -20 \times \log \frac{2\pi f \Delta t}{\sqrt{M}}
$$
 (9)

where  $f$  is the signal frequency and  $M$  is the oversampling ratio. The timing jitter error is more critical in reproducing high-frequency components. In other words, to make an *N*-bit DAC, an upper limit for the tolerable word clock jitter is

$$
Jitter < \frac{1}{2\pi B 2^N} \sqrt{\frac{2M}{3}}\tag{10}
$$

The simulated spectrum of a 12 bit DAC with 5% clock jitter is shown in Fig. 18. The effect is about the same as the glitch case. Figure 19 shows the SNDR of the same 12 bit DAC as functions of glitch and clock jitter percentages of the sampling period. It clearly demonstrates that the SNDR decreases as (**b**) both glitch and clock jitter effects become more significant.

## **HIGH-RESOLUTION TECHNIQUES**

will still exist, now as an artifact of the deglitcher. The long-term stability of trimmed resistors is a major con-Another major source of conversion error is the nonideal cern, although electronical trimming using EPROM can be re-

domness of the clock edge itself. The clock jitter generates beam to melt away part of the resistors to change their valerrors as explained in Fig. 16(b). The right signal at the ues. The precision required in the process and the irreversibilwrong time is the same as the wrong signal at the right time. ity of the process make this option expensive. Because laser



Figure 17. 12 bit DAC output with 5% glitch: (a) time waveform, (b) its details, and (c) its FFT.

needed to detect low levels of mismatch. The Zener-zapping tion that involves the ability to recalibrate on demand by method creates a resistor of desired value by inserting a se- moving the error measurement process on-chip. ries of small incremental resistors and by selectively bypassing them. Zener diodes connected in parallel with resis- **Dynamic Matching** tors are melted with short current pulses over hundreds of milliamperes. Fusible aluminum links are also used in this The idea of dynamic matching is to improve the matching acdiscrete trimming technique. Like laser trimming, the Zener- curacy by time-averaging two component values (8). Figure zapping method is also irreversible and requires precision 20 explains how the dynamic-matching technique can be apequipment to measure matching errors. Furthermore, the sta- plied to current dividers. Assume that two current sources are bility of the trimmed values over a long period of time is still

trimming is continuous, very accurate measurement tools are in question. The new trend is toward a more intelligent solu-

mismatched by  $\Delta$ . By commuting the two currents  $I_1$  and  $I_2$  at



Figure 18. 12 bit DAC output with 5% jitter: (q) time waveform, (b) its detail, and (c) its FFT.

match error  $\Delta/2$  will be modulated by the high clock frequency. If these are lowpass filtered, the average current *I* phisticated randomizer selects the switching path randomly will come out of the two terminals. This dynamic matching with an equal probability to each output terminal using a can be generalized for a large number of matching compo- pseudorandom number generator. This general randomizer nents using the butterfly-type randomizer as shown in Fig. 21 can distribute mismatch errors over a wider frequency range. for the four-element matching case. The switches are con- At least an order of magnitude improvement is achieved using trolled so that the four outputs can be the average of the four the dynamic matching element method. currents. In this case, the modulating frequency is half of the An alternative concept to dynamic matching is to replicate clock frequency. For matching a large number of elements, current or voltage unit element. The idea is to copy one mas-

high speed to two new output ports with a 50% duty, the mis- this pattern noise, the clock frequency should be raised or the lowpass filters should have a sharper cutoff slope. A more so-

this fixed pattern noise moves to lower frequencies. To reduce ter voltage or current repeatedly on voltage or current sam-





mately limited by sampling errors. If the sampling accuracy



currents. digital computations.



**Figure 21.** Butterfly-type randomizer.

is limited to *N* bits, it is equivalent to having passive components matching of *N* bits. Note that voltage and current sampling schemes alone are not sufficient enough to make a highresolution DAC. This approach is generally limited to creating MSBs for segmented DACs or for multistep ADCs. The amount of time required to copy one master source repeatedly but accurately makes it impractical for high-speed DAC applications.

# **Electronic Calibration**

Calibration is another alternative to the trimming and dynamic matching methods. It has become an intelligent electronic solution preferred to the factory trimming process. The electronic calibration predistorts the DAC transfer character-**Figure 19.** SNDR vs. (a) glitch and (b) clock jitter. istic so that the DAC linearity can be improved. DAC nonlinearity errors are measured and stored in memory. Later durplers so that the sampled ones can be used to ratio elements.<br>The voltage is usually sampled on the holding capacitor of<br>sampled on the holding capacitor of the DAC output. Error subtraction can be done either in the ana-<br> mapping technique. All DAC code errors must be measured and stored in ROM. This method is limited because it requires precision measurements and large digital memory. A more robust way of calibrating a DAC electronically is selfcalibration. This incorporates all the calibration mechanisms and hardware on the DAC as a built-in function so that users can recalibrate whenever calibration is necessary.

Self-calibration is based on the assumption that the segmented DAC linearity is limited by the MSB matching so that only errors of the MSBs can be measured, stored in memory, and recalled during normal operation. There are two different methods of measuring the MSB errors. In one method, individual binary bit errors, usually appearing as component mismatch errors, are measured digitally (10). The total error, which is called a code error, is computed from individual-bit errors depending on the digital code during normal conversion. The other method measures segment errors and accumulates them to obtain code errors. Because code errors are stored in memory, there is no need for the digital code-error computation during normal operation (11). The former re-Figure 20. Dynamic matching of two currents and modulated two quires less digital memory, whereas the latter requires fewer



Two examples of DAC ratio measurements are conceptu-<br>ally explained in Figs. 22 and 23. In the resistor ratio mea-<br>in Fig. 24. A digital interpolator raises the word rate to a ally explained in Figs. 22 and 23. In the resistor ratio mea- in Fig. 24. A digital interpolator raises the word rate to a surement of Fig. 22, the voltage across the two resistors is frequency well above the Nyquist rate surement of Fig. 22, the voltage across the two resistors is frequency well above the Nyquist rate for oversampling. The sampled on the capacitors, and the comparator is nulled. Dur-<br>intervolated data stream is applied to sampled on the capacitors, and the comparator is nulled. Dur-<br>interpolated data stream is applied to a digital truncator to<br>ing the next cycle, the capacitor bottom plates are connected<br>shorten the word length. This data s ing the next cycle, the capacitor bottom plates are connected shorten the word length. This data stream of shorter words, to the center point to sense the difference of  $V_1$  and  $V_2$ . The usually a one-bit stream, is co to the center point to sense the difference of  $V_1$  and  $V_2$ . The usually a one-bit stream, is converted into analog waveform comparator decision will move the center tap connected to the at the oversampling rate. This comparator decision will move the center tap connected to the at the oversampling rate. This oversampled output has a low<br>fine calibration DAC. This capacitive sensing is limited by the truncation error in the signal band, fine calibration DAC. This capacitive sensing is limited by the truncation error in the signal band, and the out-of-band trun-<br>capacitor-matching accuracy between  $C_1$  and  $C_2$ . To average cation noise is filtered out u capacitor-matching accuracy between  $C_1$  and  $C_2$ . To average cation noise is filtered out using analog low-pass filter (LPF).<br>out this capacitor mismatch error, the same measurement can Figure 25 illustrates this overs be repeated with  $C_1$  and  $C_2$  swapped. The final center tap is process.



set to the average of the two tap values obtained with the two measurements. The same principle can be applied to measure the current difference as shown in Fig. 23. The calibration DAC measures  $I_1$  first using the up/down converter and moves on to measure  $I_2$ . The difference between the two measurements is the current mismatch error.

## **INTERPOLATIVE OVERSAMPLING TECHNIQUE**

All DACs have a discrete output level for every digital input word applied to their input. Although digital numbers can grow easily, generating a large number of distinct analog output levels is a difficult task. The oversampling interpolative DAC achieves fine resolution by covering the signal range with a few widely spaced levels and interpolating values between them. Rapid oscillation between coarse output levels is controlled so that the average output may represent the applied digital word with reduced noise in the signal band (12). **Figure 22.** Resistor ratio calibration scheme. This process is a tradeoff between speed and resolution. The oversampling idea is to achieve high resolution with less accurate component matching and has been most widely used to make DACs that need high resolution at low frequencies.

Figure 25 illustrates this oversampling D/A conversion

The sampling rate upconversion for this is usually done using two upsampling digital filters. The first filter, usually a two to four times oversampling FIR filter, shapes the signal band for sampling rate upconversion and equalizes the passband droop resulting from the  $(\sin x)/x$  filter for higher-rate oversampling. The truncator is made of a feedback system called a delta-sigma modulator that pushes the truncation error out to high frequencies while passing the signal band unattenuated. Using a linearized model, the *z*-domain transfer function of the general digital truncator shown in Fig. 24 is

$$
V_0(z) = \frac{H(z)}{1 + H(z)} V_i(z) + \frac{1}{1 + H(z)} E(z)
$$
 (11)

where  $E(z)$  is the truncation error. The loop filter  $H(z)$  is chosen so that the truncation error may be high-pass filtered while the input signal is low-pass filtered. The order of noise shaping depends on the order of *H*(*z*).

The oversampling effect begins to appear when the oversampling ratio is larger than 2. The noise of the *N*th-order loop is suppressed by  $6N + 3$  dB for every doubling of the sampling rate, providing  $N + 0.5$  extra bits of resolution. Therefore, the dynamic range achievable by oversampling is

Dynamic range 
$$
\approx (6N+3)(\log_2 M - 1) \text{ dB}
$$
 (12)

where  $M$  is the oversampling ratio between the sampling fre-**Figure 23.** Current ratio calibration scheme.  $\alpha$  quency and twice the signal bandwidth. For example, a sec-



**Figure 24.** Interpolative oversampling DAC system.

ond-order loop with 256 times oversampling gives a dynamic Another variation of the high-order modulator is the cas-

can be built in many different ways. The simplest three examples are shown in Fig. 26. The first-order loop shown in Fig.  $26(a)$  outputs only *N* MSBs out of  $M + 1$  bits from the integrator output. The remaining truncation error of  $M - N + 1$ is fed back to the digital integrator along with the input. Therefore, the output of the first-order modulator becomes respectively. The two outputs are added after they are

$$
Y(z) = z^{-1}X(z) - (1 - z^{-1})E(z)
$$
\n(13)

This implies that the input appears at the output just de-

put of the second-order modulator becomes **One-Bit Switched-Capacitor DAC/Filter**

$$
Y(z) = z^{-2}X(z) + (1 - z^{-1})^2 E(z)
$$
 (14)

order one both in terms of the oversampling ratio and the formance depends entirely on the rear-end analog compoimproved randomness of the idling patterns. However, even nents. The idea of oversampling to alleviate the componentthe second-order loop is not entirely free of correlated fixed matching requirement for high resolution does not apply to patterns in the presence of small constant inputs. If loop or- multibit DACs. Therefore, most oversampling DACs are deder is higher than 3, fixed pattern noise does not exist. High- signed with one-bit output. It is true that a continuous-time order modulators can be implemented using the same method low-pass filter can convert the one-bit digital bitstream into as in the standard filter design (13). <br>
an analog waveform, but it is difficult to construct an ideal

range of over 105 dB, but the same dynamic range can be cading method (14). Rather than using error feedback, moduobtained using a third-order loop with only 64 times oversam- lators can be cascaded to reduce the truncation noise in the pling. same way. Figure 26(c) shows a second-order cascade modulator example. The truncation error  $E_1$  of the first modulator is **Digital Truncator** modulated again using another first-order modulator. If the A noise-shaping delta-sigma modulator for digital truncation the two modulators  $Y_1$  and  $Y_2$  become

$$
Y_1(z) = z^{-1}X(z) - (1 - z^{-1})E_1(z)
$$
\n(15)

$$
Y_2(z) = z^{-1}E_1(z) - (1 - z^{-1})E_2(z)
$$
\n(16)

multiplied by  $z^{-1}$  and  $1-z^{-1}$ , respectively. Then the final out $x^2 + y^2 = 2$ 

$$
Y(z) = z^{-2}X(z) - (1 - z^{-1})^2 E_2(z)
$$
 (17)

dayed, but the truncation error in the integrator loop is high-<br>pass filtered with one zero at dc.<br>In general, first-order designs tend to produce correlated<br>in grand, first-order designs tend to produce correlated<br>in gat

*Z* Digital processing for modulation and filtering is not limited in accuracy. However, all oversampling DACs are followed by This second-order modulator is vastly superior to the first- an analog DAC and an analog low-pass filter, and DAC per-



Figure 25. Oversampling D/A conversion: (a) input spectrum, (b) sampled spectrum, (c) interpolation filter, (d) interpolated spectrum, (e) noise-shaped spectrum, (f) sample-and-hold frequency response, (g) sample-and-held spectrum, (h) low-pass filter, and (i) DAC output.



(**c**) **Figure 26.** Digital truncators: (a) first-order loop, (b) second-order loop, and (c) cascaded architecture.

 $M - N_1 + N_2 + 2$ 

guaranteed as a result of the uniformity of the charge pack- charge is directly dumped on the integrating capacitor. ets. For this reason, most high-resolution oversampling DACs The shaped noise is out of band and does not affect the are implemented using a switched-capacitor DAC/filter com- inband performance directly. More precise filtering of the

be built as shown in Fig. 27(a) using two-phase nonoverlap- filter combined with a one-bit DAC is shown in Fig. 27(b). It ping clocks  $\phi_1$  and  $\phi_2$ . The digital signal is fed on the bottom is a second-order switched-capacitor biquad implementing the plate of  $C_2$  by sampling  $V_r$  or  $-V_r$  depending on the digital bit. low-pass function. In oversampling applications, even a one-The end result is that a constant amount of charge  $C_2V_r$  is pole RC filter substantially attenuates high-frequency compoeither added or subtracted from the integrator formed by  $C_1$  nents around  $f_s$ , but higher-order continuous-time smoothing and the operational amplifier. Because the digital signal is filters can be used. Analog filters converted into a charge packet, the shape of the charge packet implemented using a cascade of Sallen–Key filters made of is not important as far as the incremental or decremental emitter follower unity-gain buffers. charge amount is constant. The use of the prime clocks is to make switch feedthrough errors constant by turning off the top plate switches slightly earlier than the bottom plate **DAC APPLICATIONS** switches. The bandwidth of the filter is set to  $f_s C_2 / (C_1 + C_2)$ . Operational amplifiers for this application should have high DAC architectures are mainly determined by the operating dc gain and fast slew rate. Operational amplifiers start to speed. In general, D/A conversion rate is inversely proporslew when an input voltage larger than its linear range is tional to DAC resolution. DAC applications can range from 20 applied. When the charge packet of the sampled reference bits at a few tens of hertz to 6 bits at a couple gigahertz. The voltage is dumped onto the input summing node, it causes a most well-known applications are for 8 bit telephone voice,

undistorted digital waveform without clock jitter. If the bit- sudden voltage step at the summing node. This one-bit DAC/ stream is converted into a charge packet, a high linearity is filter configuration helps to reduce this voltage step because

bination as the rear-end. Shaped noise can be done with higher-order switched-capaci-A one-bit switched-capacitor DAC with one-pole roll-off can tor filters combined with the one-bit DAC. One second-order filters can be used. Analog filters for this application are often



**Figure 27.** Time switched-capacitor DACs: (a) first order and (b) second order.

16 bit digital audio, 8 bit digital video, 8 to 12 bit waveform 44.1 kHz digital audio standard set for CD in the 1980s is

quency band of 300 Hz to 3.4 kHz has been a standard since DACs for digital audio. However, the oversampling technique the 1970s for the telephone voice channel. One thing to note can meet the demanding performance requirements of digital in the voiceband quantization is the use of the so-called  $\mu$ -law audio without trimming.<br>
coding scheme so that low-level signals can be quantized more In the 1990s, digital video is leading the multimedia revocoding scheme so that low-level signals can be quantized more finely than high-level signals. Because low-level resolution lution in modern digital communications. Compressed digital approaches that of a 14 bit system, it is possible to maintain video images are now accessible over computer networks from constant SNR over a wide range of signal magnitude. Most anywhere and at anytime. A 2 h MPEG-encoded (Motion Picvoiceband DACs have been made using capacitor-array DACs ture Experts Group) compressed video can now be stored on and integrated in voiceband coder/decoder (CODEC) systems a 5 inch (12.7 cm) optical disc along with digital surround using MOS processes. Sound channels. Digital satellite networks provide quality

of 8, 11.025, 16, 22.05, 32, 44.1, and 48 kHz. Even the 16 bit subcarrier at 3.58 MHz. The standard video luminance signal

generation and high-resolution graphics, 12 bit communica- now seriously challenged by many improved high-definition tion channel, and 8 to 14 bit wireless radio and cell site. As CD (HDCD) standards. The new DVD (Digital Versatile Disc) discussed, two architectures stand out. They are oversam- format has the capacity of high-resolution uncompressed 20 pling DAC at low frequencies and segmented DAC at high bit audio at a 98 kHz sampling rate. Video or movie systems frequencies. The former trades resolution for speed, but the also rely heavily on digital sound. Digital surround sound syslatter needs resolution-enhancing techniques for high linear- tems such as Dolby AC-3, DTS (Digital Theater System), and ity because there is no room for speed to trade with reso- 5.1 digital surround systems have already become household lution. names. *R*-2*R* or segmented current DACs with laser-trimmed The 8 bit pulse-coded modulation (PCM) within a fre- film resistors are used to make 18 to 20 bit extremely linear

No field places a higher premium on DAC performance digital video, and new HDTV (High-Definition TV) will eventhan digital audio. New multimedia applications have opened tually replace existing analog TV. All these are now possible up new audio DAC applications as set forth in the audio CO- through digitization of video signals. Standard NTSC video DEC standard AC'97 (1). The new standard covers bit rates luminance signal covers about a 4 MHz bandwidth with color

# **538 DIODES**

signals are sampled at 6.75 MHz or lower depending on the converter.<br> *Ing*, 1996. video formats. As more digital signal processing is used, the trend is to use 10 bits. In the new HDTV, the sampling rate<br>is about five times higher at above 75 MHz.<br>DACs have become indispensable in the digital era. Digiti-<br>University of Illinois

zation started from voiceband in the 1970s, digital audio in the 1980s, and digital video in the 1990s is about to move into intermediate frequency (IF) and RF for wireless telecommuni- **DIGITAL VIDEO.** See IMAGE SEQUENCES; MULTIMEDIA cations systems. Digitizing the IF in digital wireless systems<br>
makes it possible to perform data modulation and demodula-<br>
tion digitally in software. Low-spurious ADC and DAC are<br>
key components that will enable this sof TOP MACHINING. He architecture that can deliver both<br>high-resolution and high-speed performance is limited to the <sup>TOP MACHINING</sup>.<br>segmented DAC. The current art estimated by recent works **DIODE, RESONANT TUNNELING.** See R is projected to be 14 to 16 bits at low hundreds of megahertz range depending on process with trimming (15,16). However, the DAC performance envelope will be pushed out further as new architectures and device processes evolve.

### **BIBLIOGRAPHY**

- 1. Analog Devices, Creative Labs, Intel, National Semiconductors, Yamaha, "Audio Codel '97," Rev. 1.03, Sept. 1996.
- 2. M. J. M. Pelgrom and M. Roorda, An algorithmic 15-Bit CMOS digital-to-analog converter. *IEEE J. Solid-State Circuits,* **SC-23**: 1402–1405, 1988.
- 3. J. J. Pastoriza, K. Krabbe, and A. A. Molinari, A High-Performance Monolithic D/A Converter Circuit. *IEEE Int. Solid-State Circuits Conf.,* Feb. 1970.
- 4. J. M. McCreary and P. R. Gray, All-MOS charge redistribution analog-to-digital conversion techniques—Part I. *IEEE J. Solid-State-Circuits,* **SC-10**: 371–379, 1975.
- 5. D. M. Freeman, Slewing distortion in digital-to-analog conversion. *J. Audio Eng. Soc.,* **25**: 178–183, 1977.
- 6. R. B. Craven, An Integrated Circuit 12-Bit D/A Converter. *Dig. IEEE Int. Solid-State Circuits Conf.,* Feb. 1975.
- 7. D. T. Comer, A monolithic 12-bit DAC. *IEEE Trans. Circuits Syst.,* **CAS-25**: 504–509, 1978.
- 8. R. J. Van de Plassche, Dynamic element matching for high accuracy monolithic D/A converters. *IEEE J. Solid-State Circuits,* **SC-11**: 795–800, 1976.
- 9. D. W. J. Groeneveld et al., A self-calibration technique for monolithic high-resolution D/A converters. *IEEE J. Solid-State Circuits,* **SC-24**: 1517–1522, 1989.
- 10. H. S. Lee, D. A. Hodges, and P. R. Gray, A self-calibrating 15 bit CMOS A/D converter. *IEEE J. Solid-State Circuits,* **SC-19**: 813–819, 1984.
- 11. S. H. Lee and B. S. Song, Digital-domain calibration of multistep analog-to-digital converters. *IEEE J. Solid-State Circuits,* **SC-27**: 1679–1688, 1992.
- 12. J. C. Candy and A. H. Huynh, Double interpolation for digital-toanalog conversion. *IEEE Trans. Commun.,* **34**: 77–81, 1986.
- 13. W. L. Lee and C. G. Sodini, A Topology for Higher-Order Interpolative Coder. *Proc. Int. Symp. Circuits Syst.,* May 1987.
- 14. T. Hayashi et al., A Multistage Delta-Sigma Modulator without Double Integration Loop. *IEEE Int. Solid-State Circuits Conf.,* Feb. 1986.
- 15. D. Mercer, A 16-b D/A Converter with Increased Spurious Free Dynamic Range, *IEEE J. Solid-State Circuits,* **SC-29**: 1180– 1185, 1994.

is sampled with 8 bit resolution at 13.5 MHz, whereas color 16. B. J. Tesch and J. C. Garcia, A low-glitch 14-bit 100MHz D/A<br>converter IEEE Bipolar / BiCMOS Circuits and Technology Meet-

- 
- 
- 
-