A delay circuit shifts an input signal in time by a specific magnitude. In other words, the output of a delay circuit is a replica of the input, occurring a specific length of time later. In many situations arising in practice, the specifications (coming from magnitude or bandwidth, for example) are better met by cascading identical delay circuits. A delay line is so obtained. Other applications require generating a number of shifted replicas at arbitrary intervals. This is generally done by taps placed at the output of every stage of a delay line, and then a tapped delay line is obtained.

According to this definition, the class of circuits which must be considered ranges from the most simple resistancecapacitance (*RC*) stages to finite impulse response (FIR) or infinite impulse response (IIR) filters able to delay a discretetime signal by a magnitude which is not a multiple of the sampling interval. Given this wide circuit scope, there is in consequence a possible overlap with the contents of other articles in this Encyclopedia. In order to minimize this overlap, the design and implementation of some of these circuits will be more extensively treated than others.

The article is structured in two well-differentiated sections, as the continuous-time and the discrete time approaches are dealt with separately. Each section has been organized in several subsections. In both cases we address mathematical modelling, system implementation, and circuitlevel implementation issues. Continuous amplitude signals (analog signals) and discrete amplitude signals (digital signals) have a very distinct nature and it is well established that depending on the signal type, the implementation of delay elements follows very different circuit approaches. In consequence, we differentiate the analog and digital domain when required.

CONTINUOUS-TIME APPROACH

Delay Models

The building of a device which delays a continuous-time signal, $x_c(t)$, by an amount, t_p , as shown in Fig. 1, is conceptually simple. There is nothing physically unreasonable with such a device if t_D is positive (the response occurs after the excitation). If we only require that the response be a scaled (by *k*) replica without distortion of the excitation occurring t_D time units later, we can define a linear operator, L_c , which yields its output, $y_c(t)$, as:

$$
y_c(t) = L_c\{x_c(t)\} = kx_c(t - t_D)
$$
 (1)

The delayed signal output response must be zero for $0 \le t <$ t_D because we analyze the behavior from $t = 0$ onward. In Eq.

DELAY CIRCUITS

There are two forms in which delays can appear in circuits. First, there are inevitable delays associated with wiring and physical devices, which are not at the invitation of the designer. However, delays can also be included for very different purposes and with distinct applications. In this article, we shall describe the circuits or systems employed for generating these intentional delays. We will refer to them with the generic term of delay circuits. **Figure 1.** Delaying a continuous-time signal.

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

128 DELAY CIRCUITS

suitable transform domain provided by the Laplace trans- tially fulfilled: the associated group delay is only approxiform. The ideal transfer function of such a device can be easily derived as: with the specific properties of this function being controlled

$$
Y_c(s) = \int_0^\infty y_c(t)e^{-st} dt = k \int_0^\infty x_c(t - t_D)e^{-st} dt
$$

\n
$$
Y_c(s) = k \int_0^\infty x_c(\mu)e^{-s(\mu + t_D)} d\mu \text{ where } \mu = t - t_D
$$

\n
$$
Y_c(s) = ke^{-st_D} \int_0^\infty x_c(\mu)e^{-s\mu} d\mu = ke^{-st_D}X_c(s)
$$

\n
$$
H_{id}(s) = ke^{-st_D}
$$
 (2)

From Eq. (2), we obtain for ideal distortionless transmis- pass filters are. sion that the transfer function $H_{\text{id}}(s)$, is $H_{\text{id}}(s) = ke^{-st_D}$. This The field of filter design and implementation is the subject condition is frequently more useful when expressed in the of many other articles in this work, so we do not deal with frequency domain (ω -domain) by setting $s = j\omega$. It gives the circuit and physical level implementation issues here. We $H_{\alpha}(i\omega) = (ke^{-st_D})_{s=\dot{i}\omega} = ke^{-j\omega t_D}$, which expressed in terms of mod- will just mention that time c $H_{\text{id}}(j\omega) = (ke^{-st}D)_{s=j\omega} = ke^{-j\omega t}D$, which expressed in terms of mod- will just mention that time constants depend on parameters ulus $|H_{id}(j\omega)|$, and argument arg $\{H_{id}(j\omega)\} = \Theta_{id}(\omega)$ allows us to such as capacitors and transistors which are temperatureobtain two properties for the transfer function: first, a con- and process-dependent; therefore, some extra circuitry is restant modulus for all frequencies is required, and second, a quired to control the delay time. Solutions to this problem phase shift depending linearly on the frequency, $\Theta_{id}(\omega)$, is resort either to control the delay time by an external voltage needed in order to provide a frequency-independent group de- or, more commonly, to locking it to an external reference frelay $\tau_{g}(\omega)$: quency.

$$
\begin{aligned} |H_{\rm id}(j\omega)|&=k &\text{constant}\\ \begin{cases} \Theta_{\rm id}(\omega)&=-\omega t_D &\text{linear with }\omega\\ \tau_{\rm g}(\omega)&=-\frac{\partial}{\partial\omega}\Theta_{\rm id}(\omega)&=t_D &\text{constant} \end{cases} \end{aligned}
$$

delays shift the input signal in time by a specific magnitude communication circuits, high-speed digital circuits, disk drive t_p . This model corresponds to the mathematical operator in-
electronics and instrumentat *t_D*. This model corresponds to the mathematical operator in-
troduced at the beginning of this section. A second useful problems can be efficiently solved with them. The main probtroduced at the beginning of this section. A second useful problems can be efficiently solved with them. The main prob-
model is the inertial delay. An inertial delay of magnitude t_p lems that can be solved are jitter r model is the inertial delay. An inertial delay of magnitude t_D lems that can be solved are jitter reduction, skew suppres-
shifts the input signal in time by t_D and filters out pulses sign frequency synthesis and cloc

A device implementing distortionless transmission condition integration (VLSI) automated test equipment and time mea-
cannot be a finite, lumped linear constant element network, surement systems for nuclear instrumentation cannot be a finite, lumped linear constant element network, surement systems for nuclear instrumentations are some ex-
because its transfer function is transcendental and not ratio-
amples Finally another interesting appli because its transfer function is transcendental and not ratio-

maples. Finally, another interesting application of these delay

mal in s. Ideal transmission lines have such transfer functions

and they are described by p

Good approaches tor devices implementing distortionless in the real world. A real inertial delay of magnitude t_D , when transmission, however, can be obtained, for example, with all-
pass filters (1). Table 1 shows the t

Table 1. Transfer and Group Delay Functions for Firstand Second-Order All-Pass Filters

Order	Transfer Function	Group Delay Function
First	$H(s) = \frac{s - \omega_0}{s + \omega_0}$	$\tau_{\rm g}(\omega) = \frac{2/\omega_0}{1 + (\omega/\omega_0)^2}$
Second		$H(s)=\frac{s^2-\dfrac{\omega_0}{Q}s+\omega_0^2}{s^2+\dfrac{\omega_0}{-}s+\omega_0^2} \qquad \tau_{\text{g}}(\omega)=\dfrac{2}{Q\omega_0}\dfrac{1+(\omega/\omega_0)^2}{[1-(\omega/\omega_0)^2]^2+\dfrac{1}{Q^2}(\omega/\omega_0)^2}$

(1), *k* is a constant which represents amplification or attenua- functions for first- and second-order all-pass filters. Both filtion, and perhaps polarity reversal. the satisfy the amplitude condition: they have an amplitude condition: they have an amplitude Delaying continuous-time signals can be considered in a of 1 for all frequencies. The group delay condition, is only parmately constant if $(\omega/\omega_0)^2 \ll 1$ in a first-order all-pass filter, by *Q* and ω_0 in a second-order all-pass filter. Hence, for bandlimited signals, all-pass filters can perform as delay sections. Two or more of these sections can be cascaded to obtain delay lines. Delay lines using low-pass filters (first- or second-order follower-integrator sections) have also been proposed for specific applications (2). For such lines, the response at high frequencies will decrease sharply, in a very steep way, but in the range of application in which they are used, the group delay is approximately constant in the same conditions as the all-

Delay Circuits for Digital Signals

A different point of view is taken in many applications that require delaying digital signals. These delay circuits are a key component of phase locked loops (PLLs) and delay locked Two models of delays are widely used for digital signals. Pure loops (DLLs), which find wide application in wireless and delays shift the input signal in time by a specific magnitude communication circuits high-speed digit shifts the input signal in time by t_D and filters out pulses sion, frequency synthesis, and clock recovery. A different and (both positive and negative) of duration less than t_D . familiar application area is the control of the timing of a data **Delay Circuits for Analog Signals** sampling or of a generation process. Very fine resolution is
A device implementing distortionless transmission condition integration (VLSI) automated test equipment and time mea-

> for some small value $e > 0$, produces a continuum of waveforms between a pulse of width $t_p + e$ to no pulse at all. Real delays are often better modelled as combinations of the two types (3). The introduced models produce output waveforms similar to the input waveforms. This is because both rising and falling edges are propagated with the same delay. In practice, delay circuits which have different delays for each transition are useful for many applications. Also, there is another type of application for which only one transition polarity is significant. The delay is then used to initiate events at arbitrary times. The response to an input edge or pulse is a fixedwidth pulse after a given time.

Figure 2. Generic schemes for delaying digital signals: (a) The ramp and comparator approach; (b) conventional *RC* delay element; (c) single-ended gate chain; and (d) differential gate chain.

of figures of merit (4) are used to specify delay circuits in ad- viewed as a particular case of this generic scheme. The referdition to nominal delay: ence voltage is now the threshold voltage of the output buffer.

- 1. Bandwidth or maximum usable input signal frequency stable circuit.
(In many cases it is not limited by the functional failure Logic gates)
-
-
-
-

Basically, continuous digital signals can be delayed using
passive transmission lines which behave roughly as a pure
delay of the basic delay cell can be other than that of a buffer,
delay element, RC delays or logic gates ing their building blocks. The ramp and comparator approach many reasons. Devices that can satisfy a wide range of appli-
is depicted in Fig. 2(a) A transition of the input signal makes cations and that can be of manual o is depicted in Fig. 2(a). A transition of the input signal makes cations and that can be of manual or automatic calibration
a voltage ramp V start from a stable initial level. The are the main ones. Control inputs can b a voltage ramp, V_{ramp} , start from a stable initial level. The are the main ones. Control inputs can be digital or analog.
The specification of these delays requires additional variables ramp and a control voltage, V_{ref} , are applied to the inputs of The specification of these delays requires additional variables a high-speed comparator, which switches at a time propor- such as range of available dela a high-speed comparator, which switches at a time propor- such as range of available delays, tional to the control level. Fig. 2(b) shows a conventional RC - stability of range, and linearity (4). tional to the control level. Fig. $2(b)$ shows a conventional RC delay circuit for implementing the approach just described. There are three different strategies for realizing controlla-When the input signal V_{in} rises, the node Ramp starts to dis- ble delays which are summarized in Fig. 3. The first one concharge through R_1 . The simplest method for delaying a digital sists of selecting one of several fixed delay paths between in-

Because of the impossibility of ideal delay elements, a set signal, an *RC* stage with input and output buffers, can be Another variation substitutes the comparator for a mono-

(In many cases it is not limited by the functional failure Logic gates are an obvious and almost universally avail-
of the delay but by the accuracy degradation due to able delay medium. Chains of logic gates are widely ap of the delay but by the accuracy degradation due to able delay medium. Chains of logic gates are widely applied what is called history effects or pulse memory. The de-
to delay signals as shown in Figs. 2(c) and 2(d). The what is called history effects or pulse memory. The de-
lo delay signals as shown in Figs. $2(c)$ and $2(d)$. The nominal
lay of a signal edge is perturbed by the presence of other
delay depends both on the delay of each ce lay of a signal edge is perturbed by the presence of other delay depends both on the delay of each cell and on the num-
her of stages. When single-end gates are the basic cell of the ber of stages. When single-end gates are the basic cell of the 2. Tolerance of nominal delay chain, inverting gates are usually used in order to balance the 3. Temperature coefficient of nominal delay propagation time of rising and falling edges which can affect the accuracy of the delay element. Differential circuits tech-4. Voltage coefficient of nominal delay
5. Jitter or random variation in the delay of different indues [Fig. 2(d)] are extensively used for several reasons.
6. Hitter or random variation in the delay of different indues [F

Figure 3. Generic methods for realizing variable delays: (a) Selectable path approach, parallel implementation; (b) selectable path approach, serial implementation; (c) variable delay fixed path approach; (d) delay interpolation.

put and output. Figures 3(a) and 3(b) show two possibilities. of transistor M_1 is reduced. It can exhibit a poor linearity if a Care must be taken to match the delays in all paths in the wide delay range is required. Figure 4(d) employs a voltageselector logic. This can be critical if selectable delays differ controlled capacitor. This capacitor can be a reversed biased little or in certain applications. In the second approach [Fig. *p–n* junction diode. A different option with digital control (10) 3(c)], the physical path of the signal remains constant but its is depicted in Fig. 4(e). Node OUT is loaded by *m* pairs of delay is varied. A third approach, called delay interpolation, *p–n* load devices. When the *i*th enable line is low, the capaciuses two paths with different delays in parallel. The total de- tance load that the pair of devices present to node OUT is lay is an adjustable weighted sum of the delays of the two minimal because inversion layer cannot be formed for any paths as shown in Fig. 3(d). voltage on OUT. When the *i*th enable line is high, the capaci-

*V*_{ref} input of the ramp and comparator delay circuit can be sion layer can be formed under the gate of one or both of the used as the control input in order to build a variable delay *p–n* devices. element. This approach is popular because of its flexibility Resistive tuning approaches use variable resistances to and naturally linear response. A different strategy is used in control the current available to charge and discharge the the circuit shown in Fig. 4(a) (2), where the control input, load capacitance. A classical example is the current-starved V_{ctrl} , affects the slew rate at node V_1 instead of the triggering inverter shown in Fig. 4(f). Voltage V_{ctrl} controls the ON voltage. Starting with V_{out} low, when V_{in} becomes active, cur- resistance of transistor M_1 and through a current mirror, rent I_{in} charges C_1 until V_{out} triggers. The delay is inversely the transistor M_2 . Delay decreases as V_{ctrl} increases, proportional to I_{in} which depends on V_{crit} . This element has allowing a large current to flow. A Schmitt trigger followed been used in an adaptative delay block which exhibits a high by a buffer can be included to achieve fast rising and fallpull-in frequency range partially because the transistor M_1 ing outputs (11). If a simple current mirror is used, the

plished through capacitive tuning or resistive tuning of the characteristic) makes it sensitive to noise on the control basic delay stages which form the chain. Figures 4(b)–4(e) voltage line. The linearity of the delay characteristic in the show different methods of implementing capacitive-tuned current-starved inverter can be improved by using more variable-delay elements. These techniques vary the capaci- complex current mirror configurations (12). tance at the output node. The generic circuit shown in Fig. Resistive tuning of differential delay elements is also pos-4(b) uses a voltage-controlled resistor to control the amount sible. Other parameters such as the logic swing or dc gain are of effective load capacitance seen by the driving gate. Figure controlled in addition to the effective load resistance. Figure $4(c)$ shows a metal oxide semiconductor (MOS) implementa- $4(g)$ depicts the generic structure of a number of reported cirtion of this approach (8,9). Transistor M_2 has its source and cuits (5,13–15). Clearly, the delay of the generic differential drain shorted together forming an MOS capacitor. The effec- gate can be changed with the voltage V_{c1} , since the effective

In Fig. 3(c), the delay is tuned by the control input. The tive load that the pair presents is maximal, because an inver-

operates in the subthreshold region (7). delay is a very nonlinear function of the control voltage. In gate-based delay generators, control can be accom- Moreover, its high gain coefficient (steep slope of delay

tive capacitance is larger as V_{ctrl} increases and the resistance resistance of the load changes with this control voltage. Also,

$$
(\mathbf{e})
$$

Figure 4. Voltage-controlled variable delay elements: (a) Variation of the ramp-and-comparator technique; (b) capacitive tuning using voltage-controlled resistor; (c) MOS implementation for (b); (d) capacitive tuning using voltage-controlled capacitance; (e) digitally controlled MOS implementation for (d); (f) conventional resistive tuning circuit or current-starved inverter; (g) resistive tuning of differential gates.

cell is improved with this technique, as the appropriate bias DLLs with a small phase shift between them (12). voltage values are generated independently of supply voltage variations. Finally, resistive tuning allows fully differential **DISCRETE-TIME APPROACH** approaches. That is, the control path is also differential. Partially because of this feature, resistive tuning has been identi- **Delay Models** fied as the most suitable for implementing voltage-controlled

verters (17). This sensitivity has been further reduced by we obtain: making the charging current proportional to the reference voltage, V_{ref} (18). Thus, even if the reference voltage fluctuates $\frac{1}{2}$ as the result of supply-voltage, temperature, and device parameter variations, the current charging the capacitor com- If *D* is an integer (when t_D is a multiple of the sampling interpensates it, so the delay is constant. The value is one of the previous signal samples,

In general, there are several ways to improve the stability of delay circuits. Actions can be taken at different levels in order to achieve the desired stability. In the architectural domain, a useful approach is to use adjustable delay elements and continuously control them with a feedback mechanism. Phase and delay locked loop techniques have been widely used. For example, a DLL can be used to maintain the accuracy of a chain of delay elements through which a periodic signal (clock) is propagating (5,6,8,9). The effect of the DLL approach is that two taps of the voltage-controlled delay line (VCDL) driven by a clock reference are examined, and the delay element control voltage (V_{ctrl}) is adjusted until the two taps are in phase. Different delay values within the range of the delay elements can be maintained with different clock frequencies and different selections of the taps. This concept has been applied to tuning in production, calibration, and active delay regulation. In some cases, a pair of matched VCDLs that depend on a common V_{ctrl} are used. A feedback circuit can make the delay of a reference chain match an external time signal. The second line is the functional delay generator which is also stabilized. Physical design techniques which can reduce the effect of process and temperature gradients within the chip, on-chip voltage, and temperature regulation and optimization of the gates for delay insensitivity can also be considered.

Noise is common to all electrical systems and it appears in digital circuits primarily as timing jitter. Jitter can be reduced by careful application of the standard noise decoupling and isolation techniques: guard rings, for example. Also, the use of differential circuits and replica biasing circuits helps t_D $\qquad t$ (**c**) reduce the sensitivity to noise.

Delays can be combined in various ways in order to extend **Figure 5.** Delaying a discrete-time signal: (a) Sampling a continuousthe range or the resolution. A serial connection of a selected- time signal at discrete times; (b) delaying a discrete-time signal by an path delay and a constant-path variable-delay stage may integer *D*; (c) delaying a discrete-time signal by a noninteger *D*.

 V_{c2} can vary the delay of the gate as it adjusts the tail current. have a wide range and fine control of rising and falling delays. The biasing circuit generates V_{c1} and V_{c2} from V_{ctrl} . One of the Other schemes can be used to improve the resolution of a two voltages, V_{c1} or V_{c2} , may be nominally equal to V_{ctrl} . The chain of delay elements, which is limited to the basic delay of biasing block produces the appropriate value for the other one or two (if single-ended, inverting gates are used) of its bias in order to control the parameters previously mentioned. stages. They include delay interpolation performing an analog This can be done by implementing the replica biasing concept sum of consecutive taps. Precise delay interval generators in which a copy of the delay cell, a differential amplifier, and with subgate resolution have been proposed based on a series feedback are used. Also, the noise insensitivity of the delay of coupled ring oscillators (19) and using an array of similar

ocillators (VCOs) (16). Discrete-time signals are obtained by sampling a continuous-An important consideration in designing accurate delay el- time signal at discrete times [Fig. 5(a)] or they are directly ements is to compensate for variations in process, tempera- generated by a discrete-time process. Delaying a uniformly ture, and supply voltage. Some of the delay circuits described sampled bandlimited (baseband) signal presents several mause an *RC* time charge constant and generate delays almost jor differences when compared with the continuous time adindependent of MOS transistor characteristics. The delay de- dressed previously. If we simply convert Eq. (1) into discrete viations due to these ambient and process conditions are time by sampling the continuous signal at time instants $t =$ lower than those of a chain of single-ended conventional in- *nT*, where *n* is an integer and *T* is the sampling interval, then

$$
y[n] = L\{x[n]\} = kx[n - D]
$$
 (3)

and consequently, we have a delay of *D* samples $[Fig. 5(b)]$. and so, the ideal impulse response is obtained as: But if *D* is not an integer, Eq. (3) has no formal meaning because the output value would lie somewhere between two samples, and it is impossible [Fig. 5(c)]. Other important differences with the continuous time problem are related to the necessity of clocking and the occurrence of aliasing effects.

In a similar way to the continuous-time case, delaying dis-
rhe impulse response in Eq. (6) is now an infinitely long,
crete-time signal can be considered in a suitable transform shifted, and sampled version of the sinc fu crete-time signal can be considered in a suitable transform shifted, and sampled version of the sinc function. We have
domain: the z-domain. An ideal transfer function in this do-
here a fundamental difference with the con domain: the *z*-domain. An ideal transfer function in this do-
main can be obtained formally as:
neverthed provinction problem. Causal continuous-time delays are al-
neverthed provinction problem. Causal continuous-time de

$$
Y(z) = k \sum_{n=-\infty}^{\infty} x[n-D]z^{-n}
$$

\n
$$
Y(z) = k \sum_{m=-\infty}^{\infty} x[m]z^{-(m+D)} \quad \text{where } m = n-D
$$

\n
$$
Y(z) = kz^{-D} \sum_{m=-\infty}^{\infty} x[m]z^{-m} = kz^{-D}X(z)
$$

\n
$$
H_{id}(z) = kz^{-D}
$$
 (4)

which strictly holds only for integer values of *D*. The term *kz*-*^D* represents an ideal discrete-time delay system in the *z*domain, which performs the bandlimited delay operation at the specified sampling rate.

As the specifications are usually given in the frequency do-
main, it is interesting to obtain the response frequency (Fou-
rier transform) of the ideal delaying system we are concerned
with. It is determined from Eq. (4)

$$
|H_{\text{id}}(j\omega)| = k \qquad \qquad \text{constant}
$$

\n
$$
\Theta_{\text{id}}(\omega) = -\omega D \qquad \qquad \text{linear with } \omega, |\omega| < \pi
$$

\n
$$
\tau_{\text{g}}(\omega) = -\frac{\partial}{\partial \omega} \Theta_{\text{id}}(\omega) = D \qquad \text{constant in the whole frequency}
$$

\nband

pulse response is a single impulse at $n = D$: that is, $h_{\text{id}}[n] =$

$$
y[n] = x[n] * h_{id}[n] = x[n] * k\delta[n - D] = kx[n - D]
$$
 (5)

the sampling grid must be found via bandlimited interpola-
tion. This problem has a straightforward interpretation as a
resampling process: the desired solution can be obtained by first reconstructing the bandlimited signal, shifting it, and

$$
h_{\rm id}[n] = \frac{1}{2\pi} \int_{-\pi}^{\pi} H_{\rm id}(e^{j\omega}) e^{j\omega n} d\omega \quad \text{for all } n
$$

$$
h_{\rm id}[n] = \frac{k}{2\pi} \int_{-\pi}^{\pi} e^{-j\omega D} e^{j\omega n} d\omega
$$

$$
h_{\rm id}[n] = k \frac{\sin[\pi (n - D)]}{\pi (n - D)} \quad \text{for all } n \tag{6}
$$

proximation problem. Causal continuous-time delays are always causal and bounded input-bounded output (BIBO) stable whereas in the discrete-time problem for fractional sample delays, neither of these properties hold: $h_{\text{id}}[n]$ is noncausal and is not absolutely summable. This noncausality makes it impossible to implement it in real-time applications.

The output of the system for an input $x[n]$ can be formally obtained as:

$$
y[n] = x[n] * h_{id}[n] = x[n] * \left(k \frac{\sin[\pi(n - D)]}{\pi(n - D)}\right)
$$

$$
y[n] = k \sum_{l = -\infty}^{\infty} x[l] \frac{\sin[\pi(n - l - D)]}{\pi(n - l - D)}
$$
(7)

with the determined from Eq. (4) by setting $z = e$, where tional delays are impossible to implement and any system in-
 $f_{\text{tid}}(e^{j\omega}) = ke^{-j\omega D}$. This system has constant magnitude re-
 $f_{\text{tid}}(e^{j\omega}) = ke^{-j\omega D}$. This system T_{idle} = κ ϵ . This system has constant magnitude T_{else} ideal response in some meaningful sense. Ideal fractional desponse, linear phase, and constant group delay:
lays can be approached by using finite-order IIR filters. An excellent tutorial on fractional delays can be found in Ref. 20.

Unit Delay Circuits

with periodicity 2π in ω assumed. This section is mainly devoted to the implementation of the $\sum_{i=1}^{n}$ *z*⁻¹ term, identified in the previous section with the bandlim-
The inverse Fourier transform of $H_{id}(e^{j\omega})$ is the impulse re-
z⁻¹ term, identified in the previous section with the bandlim z^{-1} term, identified in the previous section with the bandlimsponse. In case of a delay *D* taking an integer value, the im-
nulse personse is a single impulse at $n = D$ that is $h_1[n] =$ ested in. This term is a basic block in the realization of any discrete delay. In the case of integer delays, z^{-N} can be imple $k\delta[n - D]$, where $\delta[\cdot]$ is the Kronecker delta function. The discrete delay. In the case of integer delays, z^{-N} can be implesystem simply shifts (and scales by *k*) the input sequence by mented by cascading *N* unit delay elements. In case of a frac-*D* samples: tionary delay, this must be approximated by a filter whose realization also needs these integer delays (besides arithme *tic elements).*

Analogous to the continuous-time case, approximations to
the implementation of the *z*⁻¹ term depend on the type of ap-
the sampling grid must be found via bandlimited interpola-
pliesting we are interpreted in Thus dir

finally resampling it.
To obtain the impulse response corresponding to a system storage devices or moment cells to store data during a sam To obtain the impulse response corresponding to a system
able to give us the frequency response required, we use the
inverse discrete-time Fourier transform:
delay operators depending on both architectural and circuit choices.

> From an architectural point of view, a widely used approach for implement a delay line of *N* clock cycles employs a shift register. A shift register is a linear array of storage devices, such as flip-flops or latches, with the capability of exe-

 $clock;$ (b) two-phase clock.

cuting right shifts of one position. Figure 6 shows shift regis- is useful for high speed as, in that case, it is hard to avoid ter structures for different clocking strategies. The one in Fig. clock overlap. 6(a), employs flip-flops as basic units in a one-phase clock Finally, memory elements with a single clock have also OUT after *N* cycles and so OUT[n] = $D_{in}[n - N]$ as required.

mented as static or dynamic circuits. The first approach uses versions of the TSPC latch in Fig. 7(f). positive feedback or regeneration. That is, one or more output Another approach to implement a delay line is based on vantage that the charge tends to leak away in time. Thus, on the application. there are restrictions on the sampling frequency used: it must be high enough so that the state is not lost. Figure 7 shows **Analog Implementations.** We must essentially consider two several CMOS memory cells suitable for register architec- approaches to analog discrete-time signal processing: tures. Note that flip-flops suitable for one-phase register ar- switched-capacitor (SC) and switched-current (SI) techniques. chitectures can be realized by cascading two latches operating Switched-capacitor techniques are extensively used in mixedon complementary clocks, in what is called a master–slave mode designs and SC delay-stages circuits have found appliconfiguration. cations in the implementation of sampled analog filters based

verter M_5 – M_8 . Then, the positive feedback forces Q to be zero. be found in Refs. 22 and 23. Although these latches have reduced noise margins and require careful design, they are small and can be very fast. **Switched-Capacitor Techniques.** If SC techniques are em-

loop is closed when ϕ is high. In this mode, the circuit be- cascading two sample-and-hold (S/H) elements provided there haves as a biestable element. When the clock ϕ goes high, the are complementary clocking phases. If the output is sampled loop opens and the input value is stored in the internal capac- at the clock phase ϕ_1 and the input signal at the beginning of itor. It is called pseudostatic because frequently ϕ_1 and ϕ_2 , as the phase ϕ_1 , then it is possible to use only one S/H element. shown in the figure, are used to control the pass transistors in Figure 8(a) shows the simplest configuration of an S/H ele-

latch. Possible variants for circuits in Figs. 7(b) and 7(c) in- niques can be employed to reduce the switch-induced error.

Figure $7(e)$ shows the C²MOS latch. This circuit operates in two modes. With ϕ high, it is in the evaluation mode be- are sensitive to the offset voltages of the amplifiers. A feed-

cause it acts as an inverter (transistors M_3 and M_4 are ON). With ϕ low it is in the hold or high-impedance mode and so \overline{Q} retains its previous value stored in the output capacitor, C_{L} . This structure presents advantages over both the pseudostatic and the fully dynamic latches. These two require the availability of two nonoverlapping clocks (four if complementary transmission gates are used) for correct operation of a cascaded configuration. Ensuring the nonoverlapping condition might involve making ϕ_{12} large, which has a negative impact on circuit performance, or generating the required **Figure 6.** Implementation of z^{-N} with shift register: (a) one-phase clocks locally, which increases area. The operation of a cascaded pair of C²MOS latches controlled by ϕ_1 and ϕ_2 , respectively, is insensitive to overlap as long as the rise and fall times of the clock edges are small enough. The C2 MOS latch

scheme. In Fig. 6(b), the architecture when using a two-phase been proposed. Figure 7(f) shows a single clock version of the clock scheme and latches is shown. Data present at the D_{in} circuit depicted in Fig. 7(e). With ϕ high, it corresponds to a input of the registers (Fig. 6) will be available in the output cascade of two inverters and so it is transparent. With ϕ low, no signal can propagate from its input to its output. This cir-We briefly summarize the different available approaches cuit is called a true single-phase clock latch (TSPC latch) and to the circuit realization of memory cells. An excellent treat- is the basis for the TSPC logic design methodology. Figure ment can be found in Ref. 21. The memory cells can be imple- 7(g) depicts a positive edge-triggered flip-flop built using *p*

signals are connected to the inputs. A second approach uses a multiport random access memory (RAM) which is used to charge storage as a means of storing signal values. This ap- simulate a shift register. The selection of the most convenient proach, which is very popular in MOS designs, has the disad- technique (shift-register or multiport RAM memory) depends

The circuit depicted in Fig. 7(a) is a static latch. It consists on digital filter architectures as well as in the realization of of a cross-coupled inverter pair. The extra transistors are interpolators and decimators. The high-quality capacitors used to store the value of D_{in} when the clock ϕ is high. Let us needed are generally implemented using two polysilicon layconsider the case when *Q* is high and *D* is zero: in this situa- ers. Recently, the SI technique has appeared as an alternative tion with ϕ high, and the appropriate sizing of transistors to SC techniques that is fully compatible with digital CMOS *M*1, *M*2, and *M*3, *Q* is brought below the threshold of the in- standard processes. More details about these techniques can

In Fig. 7(b) a pseudostatic latch is shown. The feedback ployed, delay elements can be realized in a simple way: by

order to avoid overlapping of both phases even if clock routing ment in which a voltage signal v_{in} is sampled and held in a delays occur. During ϕ_{12} the circuit employs dynamic storage. linear capacitor C_h through the switch controlled by clock ϕ . A fully dynamic approach is less complex, as illustrated in Noise and unbalanced charge injection are the major sources Fig. 7(c). Only three transistors are required to implement a of error in this configuration, and some compensatory tech-

clude using complementary transmission gates instead of The signal source can be isolated from the capacitor load NMOS pass transistors. Also, versions of these latches can be by using an op-amp as a voltage follower. Avoiding any built adding level-restoring devices, as illustrated in Fig. 7(d). loading of the holding capacitor by an output circuit can be realized in a similar way. Configurations following this idea

 $c_{\text{\tiny L}}$

Figure 7. CMOS memory cells suitable for register architectures: (a) Static latch; (b) pseudostatic latch; (c) fully dynamic latch; (d) fully dynamic latch with level restoring device; (e) C2 MOS; (f) TSPC latch; (g) positive edge-triggered TSPC flip-flop.

this offset error, as shown in Fig. 8(b), where offset and as an integrator. common mode error of the output follower are reduced by Figure $8(d)$ shows a configuration with an autozeroing fea-

back loop around the hold capacitors can be used to reduce shown in Fig. 8(c), when the second op-amp is connected

the gain of the first op-amp. However, the offset of the first ture which can be used to solve the problems related with the op-amp appears at the output. Further improvements in offset voltage. This S/H circuit also has unity-gain and is offboth speed and accuracy are obtained in the configuration set free and parasitic capacitance insensitive. Another inter-

Figure 8. Switch capacitor configurations: (a) Elementary sample-and-hold (S/H) element; (b) S/H amplifier configuration with feedback loop; (c) S/H amplifier configuration with integrator; (d) offset and parasitic free unity gain S/H stage; (e) offset- and gain-compensated unity gain S/H stage; (f) basic configuration S/H gain stage; (g) switch-induced error compensated S/H gain stage.

esting configuration is shown in Fig. 8(e), where the voltage is independent of the op-amp input offset voltage. Improveasitic effects such as power supply noise and common-mode the op-amp. signals can be drastically reduced by employing fully differen- To obtain an analog delay line of *N* clock periods we only tial configurations. The cascading intervals of the connect in cascade *N* delay elements. The cascading

with arbitrary positive gain is required, we can resort to the mismatch, offset voltage, or clock feedthrough from stage to circuit shown in Fig. 8(f), which also uses the CDS technique. stage, accumulating them and limiting the maximum possible Assuming there is an infinity op-amp gain, the circuit opera- number of S/H stages in the cascade. tion is as follows: During clock phase ϕ_1 , it operates as a Another approach employs a parallel of *N* S/H elements unity-gain voltage follower (both inverting input and output rather than a cascade implementation, as shown in Fig. 9. are short circuited). Capacitors C_F and C_1 are charged to the It is composed of N channels, each one containing an S/H offset voltage and to the input voltage minus the offset volt- stage with a unity gain buffer and an array of switches age, respectively. Next, during clock phase ϕ_2 , the capacitor controlled by the clock sequence shown in the figure. The C_1 is discharged through C_F , giving an output voltage which S/H stages sequentially sample the input signal and hold

amplifier has approximate unity-gain $(\epsilon$ denotes the gain er- ments in eliminating the switch-induced voltage error at the ror) and an auxiliary hold capacitor C_{h2} is used to provide expense of doubling the total amount of required capacitance compensation of the gain and the offset voltage of the ampli- can be obtained with the configuration shown in Fig. 8(g), fier. Both structures use a technique usually known as corre- where CDS technique has been again applied. It adds an aplated double sampling (CDS): the offset voltage of the op-amp propriate network (capacitor C_2 and switch controlled by ϕ_1) is *measured* in one of the clock phases, stored in the capaci- to the noninverting input of the op-amps in order to cancel tors, and then substracted in the subsequent signal amplifi- the signal injected at the inverting terminal by the clock feedcation clock phase. This technique eliminates the offset volt- through. However, a switch-induced voltage error remains, age and additionally reduces the low-frequency 1/*f* noise and which is determined by the mismatching of the switches and the power supply noise. Switch-induced errors and other par- capacitors and the common mode rejection ratio (CMRR) of

These configurations provide unity gain. If an S/H stage of delay elements transfers errors due to such effects as gain

Figure 9. SC delay line and clock sequence controlling it.

it for the next *N* clock cycles: thus, the errors are added when it exceeds its threshold voltage, T_1 conducts. Eventuall the outputs. to flow throughout phase ϕ_2 .

transistor for both input and output of current, as ex-

can achieve current memory in the transistor T_1 when driven and hold function. An additional drawback of that structure by the clock waveforms of Fig. 10(c). Its operation is as fol- results from leakage which discharg by the clock waveforms of Fig. 10(c). Its operation is as fol- results from leakage which discharges *C*_{gs} during the *N*_c is closed and current *i*_n adds to between sampling and output. lows: on phase ϕ_1 , switch S_1 is closed and current i_{in} adds to between sampling and output.
the bias current *J* flowing into the circuit. Current $J + i_{in}$ Some of these error sources can be controlled by a prec the bias current *J* flowing into the circuit. Current $J + i_{in}$ Some of these error sources can be controlled by a precise begins to charge the initially discharged capacitor C_{out} . As choice of transistor sizes and curr begins to charge the initially discharged capacitor C_{gs1} . As choice of transistor sizes and currents, in particular those C_{gs1} charges, the gate-source voltage V_{gs} of T_1 increases and coming from mismatching, C_{gs1} charges, the gate-source voltage V_{gs} of T_1 increases and

only once. Errors caused by the unity gain buffer are mini- ally, when C_{gs1} is fully charged, all of the current $J + i_{in}$ flows mized by connecting the S/H stages in a feedback loop of in the drain of T_1 . On phase ϕ_2 , switch S_1 is opened and the a single time-sharing op-amp. Errors in the S/H stages are end value of V_{gs} when ϕ_1 finishes is held on capacitor C_{gs1} and greatly reduced because they are divided by the gain of the it sustains the current $J + i_{\text{in}}$ flowing in the drain of T_1 . As op-amp. Errors due to the offset voltage and the finite gain the input switch is open and the output one closed, there is a of the op-amp are not compensated but they likewise affect current imbalance which forces an output current, $i_{\text{out}} = -i_{\text{in}}$,

A delay cell comprises two cascaded current memory cells **Switched-Current Techniques.** In SI techniques, delay ele- with the phase reversed on alternate memory cells. A delay ments are simply made by cascading memory cells. Topologies line of N clock periods could be generated ments are simply made by cascading memory cells. Topologies line of *N* clock periods could be generated by cascading *N* de-
used for delay elements are included in one of two categories: lay cells (2N memory cells) as sh used for delay elements are included in one of two categories:

the current-mode track-and-hold (T/H) and the dynamic cur-

rent mirror. The current-mode T/H delay is shown in Fig.

10(a). A digital clock signal switches

and the criteria tunctions as a current in the mirror. What an imput
 T_a applied to the drain of T_b , the output t_{out} tracks such input
 T_2 are disconnected, and the gate voltage of T_1 and cell M_0 deliver on the matching of the two transistors T_1 and T_2 and the memory cell, but two extra problems arising from the parallel
two bias current sources J_1 and J_2 . This disadvantage is nature of the structure can be fo namic current mirror or *current copier*, by using only one The degree of importance of both problems is different: very *current copier*, by using only one The degree of importance of both problems is different: very *clo* plained in the following.
The conventional SI memory cell is shown in Fig. 10(b) It could be carefully considered if the cell is used for the sample The conventional SI memory cell is shown in Fig. 10(b). It could be carefully considered if the cell is used for the sample
n achieve current memory in the transistor T, when driven and hold function. An additional drawbac

(**e**)

Figure 10. Switch current (SC) configurations: (a) Track-and-hold delay; (b) memory cell with a single transistor; (c) clock waveforms; (d) serial delay line; (e) parallel delay line.

achieving a performance in terms of precision, dynamic range, CPU-coprocessor synchronization, *IEEE S. Solid-State Circuits, and linearity, which is competitive with state of the art* SC 23: 1218–1223, 1988. **23**: 1218–1223, 1988.
circuits a different approach must be taken by resorting to 10. M. Bazes, R. Ashuri, and E. Knoll. An interpolating clock synthecircuits, a different approach must be taken by resorting to sizer, *IEEE J. Solid-State Circuits*, 31: 1295–1301, 1996.
At present main circuit techniques use either pegative 11. D. K. Jeong et al., Design of PLL-based clock generation circuits,

At present, main circuit techniques use either negative 11. D. K. Jeong et al., Design of PLL-based clock generation control of the state of the circuits, 22: 255–261, 1987. *IEEE J. Solid-State Circuits,* **22**: 255–261, 1987.
 IEEE J. Solid-State Circuits, **22**: 255–261, 1987.
 Lechniques are specially indicated to reduce conductance ratio 12. J. Christiansen, An integrated high resolutio techniques are specially indicated to reduce conductance ratio ^{12.} J. Christiansen, An integrated high resolution CMOS timing generrors and increase dynamic range. Two groups can be considered by the case of delay locked memory cell. The first one includes the op-amp and the ^{13. J.} G. Maneatis, Low-jitter process-independent DLL and PLL
based on self-biased techniques, IEEE J. Solid-State Circuits, 31: grounded-gate active memory cells, which use feedback to in-
crease the input conductance by the creation of a *virtual earth* 1723–1732, 1996.
1723–1732, 1996.
14. M. Mizuno et al., A GHz MOS adaptive pipeline technique u at the input. Op-amp option can make monotonic settling diffusion of al., A GHz MOS adaptive pipeline technique using
ficult to achieve, and this behavior is improved if the op-amp and MOS current-mode logic, *IEEE J. Sol* codes, but it may be necessary to use of compensation in regu- *Locked Loops and Clock Recovery Circuits: Theory and Design,* lated cascode memory cells. More details can be found in Piscataway, NJ: IEEE Press, 1996.

ing from charge injection and improve noise immunity. Com- 905–910, 1989. pared with basic cells of the same supply voltage and current, 18. T. Tanzawa and T. Tanaka, A stable programming pulse generadynamic range, and chip area are obtained with fully differen- *Circuits,* **32**: 845–851, 1997. tial cells designed with half-width transistors. Additionally, 19. J. G. Manneatis and M. Horowitz, Precise delay generation using any of the cascode variations previously cited may be used coupled oscillators, *IEEE J. Solid-State Circuits,* **28**: 1273–1282, with this approach. 1993.

then the class AB SI technique can be indicated, because an important reduction of it is obtained. Additionally, delay cells 21. J. M. Rabaey, *Digital Integrated Circuits: A Design Perspective,* using class AB memory cells are generated without duplicat-
ing the entire cell: instead the output of the first stage is sim- 22. C. Tomazou. J. B. Hughes, and N. C. Battersby (eds.), Switchedply cross-coupled to a second stage of memory cells. Simula-
tion namely in some probability house chains house them of Depending 1993. tion results in some applications have shown how charge

BIBLIOGRAPHY

- 1. K. Bult and H. Wallinga, A CMOS analog continuous-time delay **NARIA J. AVEDILLO**
line with adaptative delay-time control, *IEEE J. Solid-State Cir-* Universidad de Sevilla *cuits,* **23**: 759–766, 1988.
- 2. C. Mead, *Analog VLSI and Neural Systems,* Reading, MA: Addison-Wesley, 1989. **DELAY LINE.** See DELAY CIRCUITS: PHASE SHIFTERS.
- 3. S. Unger, *The Essence of Logic Circuits,* 2nd ed., Piscataway, NJ: **DELAYS.** See CLOCK DISTRIBUTION IN SYNCHRONOUS IEEE Press, 1997. SYSTEMS.
- 4. R. Feldman and D. Rosky, A step-by-step guide to programmable delays, *Electron. Design,* **39**: 97–98, 100, 102–104, 107, 1991.
- 5. G. C. Moyer et al., The delay vernier pattern generation technique, *IEEE J. Solid-State Circuits,* **32**: 551–562, 1997.
- 6. T. E. Rahkonen and J. T. Kostamovaara, The use of stabilized CMOS delay lines for the digitization of short time intervals, *IEEE J. Solid-State Circuits,* **28**: 887–894, 1993.
- 7. S.-Ch. Liu and C. Mead, Continuous-time adaptive delay system, *IEEE Trans. Circuits Syst. II: Analog and Digital Signal Processing,* **43**: 744–751, 1996.
- 8. M. Bazes, A novel precision MOS synchronous delay line, *IEEE J. Solid-State Circuits,* **20**: 1265–1271, 1985.
- tios, settling, and noise. However, if we are interested in 9. M. G. Johnson and E. L. Hudson, A variable delay line PLL for achieving a performance in terms of precision dynamic range CPU-coprocessor synchronization. IEEE
	-
	-
	-
	-
	-
	-
	-
- Ref. 22.
Fully differential structures are able to reduce errors com-
Fully differential structures are able to reduce errors com-
density and high-speed DRAMs *IEEE J. Solid-State Circuits* 24: Fully differential structures are able to reduce errors com- density and high-speed DRAMs, *IEEE J. Solid-State Circuits,* **24**:
- much lower charge injection errors and similar bandwidth, tor for single power supply flash memories, *IEEE J. Solid-State*
	-
	- Finally, if quiescent power consumption is a basic concern, 20. T. I. Laakso et al., Splitting the unit delay, *IEEE Signal Process.*
en the class AB SI technique can be indicated, because an *Mag.*, **13**: 30–60, 1996.
		-
- ing the entire cell; instead the output of the first stage is sim- 22. C. Tomazou, J. B. Hughes, and N. C. Battersby (eds.), *Switched-*
- injection can produce significant errors. 23. R. Unbenhauen and A. Cichocki, *MOS Switched-Capacitor and Continuous-Time Integrated Circuits and Systems,* Berlin: Springer-Verlag, 1989.

JOSÉ M. QUINTANA