SENSORS

Sensors are devices that respond to a physical or chemical
sumulus and generate an output that can be used as a meal
sume of the stimulus. The sensed inputs can be used as a meal
sure of the stimulus, The sensed inputs ca offsets, drift, and nonlinearities, that can be compensated for σ a conductor or semiconductor when subjected to a mechani-
with the correct interface circuitry. Analog elements have cal stress. The variation in the re been improved substantially to achieve high speed and high accuracy; however, for many applications digital is still the preferred format. The sensors yield a wide variety of electric *R* output signals: voltages, currents, resistances, and capacitances. The signal conditioning circuitry modifies the input where R_0 is the resistance when there is no applied stress, G

tized using integrated circuitry and transmitted to the host their small size and linearity. controller. The host uses this information to make the appro- Some of the applications of the strain gauge are in measurpriate decisions, and information is fed back to the external ing force, torque, flow, acceleration, and pressure. Figure 2 environment through a set of actuators (1). These micropro- shows a micromachined piezoresistive cantilever beam used cessor-based controllers have revolutionized the design and as a strain gauge sensor. Strain gauges are capable of deuse of instrumentation systems by allowing system operation tecting deformations as small as $10 \mu m$ or lower. to be defined in software, thus permitting a substantial in- A resistance temperature detector (RTD) is a temperature

Integrated sensors are used in many applications, including automotive, manufacturing, environmental monitoring, avionics, and defense. In the past few years, integrated sen-**DATA ACQUISITION AND CONVERSION** sors that monolithically combine the sensor structure and some signal-processing interface electronics on the same sub-Data acquisition and conversion pertain to the generation of strate have begun to emerge. By combining microsensors and
signals from sensors, their conditioning, and their conversion cricuits, integrated smart sensors inc

sensor and a temperature sensor.

Resistive Sensors

$$
R = R_0(1 + G\epsilon) \tag{1}
$$

signal into a format suitable for the follow-on data converter. is the *gauge factor*, and ϵ is the strain. There are a number of Figure 1 shows the system architecture for a sensor– limitations on strain gauges, such as temperature depenactuator-based control system. The sensor(s) senses the exter- dence, light dependence, and inaccuracies in the measurenal physical and chemical parameters and converts them into ment of a nonuniform surface; but in spite of these limitaan electrical format. The sensed data are processed and digi- tions, they are among the most popular sensors because of

crease in signal-processing and user-interface features. In detector based on the variation in electric resistance. An ingeneral, a power supply is also connected to these blocks but crease in temperature increases the vibrations of atoms is not explicitly shown in Fig. 1. If a sensor can provide a around their equilibrium positions, and this increases the resignal without a power supply, it is referred to as a self-gener- sistance in a metal: Thus there is a positive temperature coefating sensor. ficient of resistance. The complete temperature dependence

$$
R = R_0(1 + \alpha_1 T + \alpha_2 T^2 + \dots + \alpha_n T^n)
$$
 (2)

too. Firstly, to avoid destruction through self-heating, the tical radiation or illumination is given (2) by RTD cannot measure temperatures near the melting point of the metal. Secondly, the change in temperature may cause *R* = *R* = *R* physical deformations in the sensor. Additionally, for each metal there is only a small range over which the RTD is lin-
ear. The most common metals used for RTDs are platinum, where *A* and α are process constants, *R* is the resistance, and

have a negative temperature coefficient, as the resistance is material used.
inversely proportional to the number of charge carriers. The Some of the most common LDRs are made of PbS, CdS, inversely proportional to the number of charge carriers. The

strain gauge sensor. is then measured across each of them. The two voltages can

temperature dependence of thermistors is given (2) by

$$
R_T = R_0 \exp\left[B\left(\frac{1}{T} - \frac{1}{T_0}\right)\right]
$$
 (3)

where T_0 is the reference temperature, R_0 is the resistance at T_0 , and *B* is the characteristic temperature of the material, which itself is temperature-dependent. The limitations and advantages of a thermistor are similar to those of a RTD, except that the thermistor is less stable. There are many types of thermistors available, and each type has its own applications. The foil and bead types are suitable for temperature measurement, whereas the disk and rod types are suitable for temperature control. Some of the applications of thermistors Figure 1. Overall system architecture of a sensor-actuator control are in the measurement of temperature, flow, level, and time system. delay. Two simple applications of thermistors are discussed below.

Light-dependent resistors, or LDRs, are devices whose recan be expressed (2) as can be expressed (2) as a function of the illumination. LDRs are calso known as photoconductors. The conductivity is primarily dependent on the number of carriers in the conduction band of the semiconductor material used. The basic working of the photoconductor is as follows. The valence and conduction where *T* is the temperature difference from the reference and \bar{b} ands in a semiconductor are quite close to each other. With R_0 is the resistance at the reference temperature. is the resistance at the reference temperature. increased illumination, electrons are excited from the valence
The main advantages of these sensors are their high sensi-
to the conduction hand, which increases the conducti The main advantages of these sensors are their high sensi-
to the conduction band, which increases the conductivity (re-
tivity, repeatability, and low cost. There are some limitations
duces the resistance) The relation be duces the resistance). The relation between resistance and op-

$$
R = AE^{-\alpha} \tag{4}
$$

ear. The most common metals used for RTDs are platinum,

mickel, and copper.
 Thermistors are also temperature-dependent resistors but

are made of semiconductors rather than metals. The temperation of LDRs is their non

and PbSe. Some applications of LDRs are shutter control in cameras and contrast and brightness control in television receivers.

Measurement Techniques for Resistive Sensors. Various measurement techniques can be used with resistive sensors. The basic requirement for any measurement circuitry is a power supply to convert the change in resistance into a measurable output signal. In addition, it is often necessary to custombuild interface circuits for some sensors. For example, we may be required to add a linearization circuit for thermistors.

Resistance measurements can be made by either the deflection method or the nulling method. In the deflection method the actual current through the resistance or the voltage across the resistance is measured. In the nulling method a bridge is used.

The two-readings method is a fundamental approach to resistance measurement. A known resistance is placed in series Figure 2. Micromachined piezoresistive cantilever beam used as a with the unknown resistance as shown in Fig. 3. The voltage

Figure 3. Two-readings method for resistance measurement. **Figure 5.** Capacitive sensor interface.

$$
V_{\rm K} = \frac{V}{R_{\rm K} + R_{\rm U}} R_{\rm K} \tag{5}
$$

$$
V_{\rm U} = \frac{V}{R_{\rm K} + R_{\rm U}} R_{\rm U}
$$
\n⁽⁶⁾

where *V* is the supply voltage, V_K and R_K are the known voltage and resistance, and V_U and R_U are the unknown voltage and resistance. Thus from the above equations R_U can be written as follows: Thus the voltage difference between the outputs can be writ-

$$
R_{\rm U} = R_{\rm K} \, \frac{V_{\rm U}}{V_{\rm K}} \tag{7}
$$

A similar method is the *voltage divider,* in which the unknown resistance is once again calculated from known volt-
ages and resistances. It is easier to resolve small voltage The maximum sensitivity for very small changes in *x* is ob-
changes for low voltages than it is for h 1. changes for low voltages than it is for high voltages. Thus to measure small changes in resistance, another voltage divider is placed in parallel to the one with the sensor. The parallel **Capacitive Sensors**

$$
R_3 = R_4 \frac{R_2}{R_1} \tag{8}
$$

be written as The Wheatstone bridge can also be used for deflection measurement. In this case, instead of measuring the change needed to balance the bridge, the voltage difference between the bridge outputs is measured or the current through the center arm is measured. This method is shown in Fig. 4. $V_U = \frac{V}{R + R} R_U$ (6) When the bridge is completely balanced (i.e., $x = 0$), *k* is defined as follows:

$$
k = \frac{R_1}{R_4} = \frac{R_2}{R_0} \tag{9}
$$

ten as follows.

$$
V_0 = V\left(\frac{R_3}{R_2 + R_3} - \frac{R_4}{R_1 + R_4}\right) = V\frac{kx}{(k+1)(k+1+x)}
$$
(10)

voltage dividers are designed to give the same voltage for no
input. Thus the signal obtained by taking the difference be-
input. Thus the signal obtained by taking the difference be-
tween their output signals is totally plates separated by a distance d is given by $C = \epsilon A/d$, where is done, the value for R_3 is given by ϵ is the dielectric constant and *A* is the area of the plate. It is easily seen that the capacitance is inversely proportional to the distance d .

For capacitive sensors there are several possible interface Thus the resistance R_3 is directly proportional to the change
reading the change schemes. Figure 5 shows one of the most common capacitive
required in R_4 in order to balance the circuit.
which transfers the differen capacitor C_S and the reference capacitor C_{ref} to the integration capacitor C_I . If this interface is used in a pressure sensor, the sensing capacitor C_S can be written as the sum of the sensor capacitor value C_{S0} at zero pressure and the sensor capacitor variation $\Delta C_{\rm S}(p)$ with applied pressure: $C_{\rm S} = C_{\rm S0} + \Delta C_{\rm S}(p)$. In many applications C_{S0} can be 5 to 10 times larger than the full-scale sensor capacitance variation $\Delta C_{\rm S}(p)_{\rm max}$; the reference capacitor *C*ref is used to subtract the nominal value of the sensor capacitor at half the pressure range, which is C_{ref} = **Figure 4.** Simple Wheatstone bridge measurement method. $C_{S0} + \Delta C_S(p)_{\text{max}}/2$. This ensures that the transferred charge is

496 DATA ACQUISITION AND CONVERSION

settling time. This technique also allows for the amplifier's have been resolved. offset and flicker noise to be removed very easily by using The charge-redistribution implementation of the succes-

will be discussed later in this article. However, we first de-

tion (incremental) and sigma–delta converters. Incremental and sigma–delta converters are very similar and the details of the former are later described extensively as part of a sam-

is shown in Fig. 6. The successive approximation topology re- the next bit, MSB-1, is evaluated. This procedure is continued
quires N clock cycles to perform an N bit conversion. For this quartil all N bits have been resol quires N clock cycles to perform an N bit conversion. For this reason, a sample-and-held (S/H) version of the input signal is cess the voltage at the top plate is such that provided to the negative input of the comparator. The comparator controls the digital logic circuit that performs the binary search. This logic circuit is called the successive approximation register (SAR). The output of the SAR is used to drive the digital-to-analog converter (DAC) that is connected to the positive input of the comparator.

the charge that results from the change in the capacitance. During the first clock period the input is compared with This results in a smaller integration capacitor and increased the most significant bit (MSB). For this, the MSB is temporarsensitivity. ily raised high. If the output of the comparator remains high, This type of capacitive interface is insensitive to the para- then the input lies somewhere between zero and $V_{ref}/2$ and sitic capacitance between the positive and negative terminals the MSB is reset to zero. However, if the comparator output of the opamp, since the opamp maintains a virtual ground is low, then the input signal is somewhere between $V_{ref}/2$ and across the two terminals of the parasitic capacitor. This type V_{ref} and the MSB is set high. During the next clock period the of interface is also much faster than most other capacitive MSB-1 bit is evaluated in the same manner. This procedure interfaces; its speed of operation is determined by the opamp's is repeated so that at the end of *N* clock periods all *N* bits

correlated double sampling or chopper stabilization. The reso- sive approximation methodology is the most common topology lution of this interface is in most cases limited by *kT*/*C* noise in metal–oxide–semiconductor (MOS) technologies (7). The and charge injection due to the switches. circuit diagram for a 4 bit charge redistribution converter is There are a number of other sensor types, and two more shown in Fig. 7. In this circuit the binary weighted capacitors $\{S_1, S_2, \ldots, S_5\}$ form the scribe the most common data converters that are used as part 4 bit scaling DAC. For each conversion the circuit operates as of sensor interfaces. a sequence of three phases. During the first phase (sample), switch S_0 is closed and all the other switches S_1, S_2, \ldots, S_6 **DATA CONVERTERS** are connected so that the input voltage V_{in} is sampled onto all the capacitors. During the next phase (hold), S_0 is open and the capacitors. During the next phase (hold), S_0 is open and the b The analog signals generated and then conditioned by the sig-

the bottom plates of all the capacitors are connected to

nal conditioning circuit are usually converted into digital

form via an analog-to-digital converter

$$
V_x = \frac{V_{\text{ref}}}{2} - V_{\text{in}} \tag{11}
$$

ple system design. If $V_x > 0$, then the comparator output goes high, signifying **Successive-Approximation Converter** that $V_{\text{in}} < V_{\text{ref}}/2$, and switch S_1 is switched back to ground. If the comparator output is low, then $V_{\text{in}} > V_{\text{ref}}/2$, and S_1 is left **A** block diagram for the successive A block diagram for the successive approximation converter connected to V_{ref} and the MSB is set high. In a similar fashion
is shown in Fig. 6. The successive approximation topology re-
the next bit, MSB-1, is evaluate

$$
V_x = -V_{\text{in}} + \left(b_3 \frac{V_{\text{ref}}}{2^1} + b_2 \frac{V_{\text{ref}}}{2^2} + b_1 \frac{V_{\text{ref}}}{2^3} + b_0 \frac{V_{\text{ref}}}{2^4}\right) \tag{12a}
$$

$$
-\frac{V_{\text{ref}}}{2^4} < V_x < 0 \tag{12b}
$$

where b_i is 0 or 1 depending on whether bit *i* was set to zero or one, and LSB is the least significant bit.

One of the advantages of the charge-redistribution topology is that the parasitic capacitance from the switches has little effect on its accuracy. Additionally, the clock feedthrough from switch S_0 only causes an offset, and those from switches S_1, S_2, \ldots, S_5 are independent of the input signal because the switches are always connected to either ground or V_{ref} . However, any mismatch in the binary ratios of the capacitors in the array causes nonlinearity, which limits the accuracy to 10 or 12 bits. Self-calibrating (8) techniques have been introduced that correct for errors in the binary ratios of *N* bit output the capacitors in charge redistribution topologies. However, **Figure 6.** Successive approximation converter: block diagram. these techniques are fairly complex, and for higher resolu-

tions sigma–delta converters are the preferred topology. We As can be seen from Eq. (16) below, the output is a delayed

 $f_s/2f_0 = \text{OSR}$ is called the *oversampling ratio*. Oversampling
converters have the advantage over Nyquist rate converters
that they do not require very tight tolerances from the analog
the out-of-band quantization nois requirements for the analog components.

Figure 8 shows a block diagram for a general noise-shaping oversampled converter. In a sigma–delta converter both the ADC and DAC shown in Fig. 8 are single-bit versions and
as such provide perfect linearity. The ADC, a comparator in
the signal band decreases; for a doubling of the oversam-
the case of a sigma-delta converter, quanti

$$
V_0 = \frac{Q_n}{1 + H_1} + \frac{V_{\text{in}} H_1}{1 + H_1} \tag{13}
$$

For most sigma–delta converters H_1 has the characteristics of a low-pass filter and is usually implemented as a switchedcapacitor integrator. For a first-order sigma–delta converter

$$
V_0 = V_{\text{in}} z^{-1} + Q_n (1 - z^{-1}) \tag{14}
$$

Figure 7. Charge-redistribution implementation of the successive approximation architecture.

now briefly describe sigma–delta converters. version of the input plus the quantization noise multiplied by the factor $1 - z^{-1}$. This function has a high-pass characteristic **Sigma–Delta Data Converters** with the result that the quantization noise is reduced sub-Oversampling converters sample the input at a rate larger
than the Nyquist frequency. If f_s is the sampling rate, then
 $f_s/2f_0 = \text{OSR}$ is called the *oversampling ratio*. Oversampling
 $f_s/2f_0 = \text{OSR}$ is called the *ov*

$$
N_{f_0} \approx e_{\rm rms} \frac{\pi}{3} \left(\frac{2f_0}{f_{\rm s}}\right)^{3/2} \tag{15}
$$

forward delay integrator and one feedback delay integrator to avoid stability problems. The output voltage for this figure can be written as

$$
V_0 = V_{\text{in}} z^{-1} + Q_n (1 - z^{-1})^2 \tag{16}
$$

 H_1 is realized as a simple switched-capacitor integrator, $H_1 =$ The quantization noise is shaped by a second-order difference $z^{-1}/(1 - z^{-1})$. Making this substitution in Eq. (13), we can equation. This serves to further reduce the quantization noise write the transfer function for the first-order sigma–delta at low frequencies, with the result that the noise power in the signal bandwidth falls by 15 dB for every doubling of the converter as oversampling ratio. Alternatively, the resolution increases by 2.5 bits for every doubling of the oversampling ratio. In general, increasing the order of the filter will reduce the necessary oversampling ratio for a given resolution. However, for stability reasons, topologies other than the simple Candystyle (10) modulator discussed above are required for filter orders greater than two. Topologies that avoid this stability problem include the MASH and interpolative topologies (6).

For low-frequency inputs, the white noise assumption for the quantization noise breaks down. This results in *tones* which reduce the effective resolution of lower-order sigma– Figure 8. Figure for a general noise-shaping oversampled converter. delta converters. Incremental converters utilize this observa-

Figure 9. Modulator for second-order oversampled converter.

tion to simplify the low-pass filter that follows the sigma– Crystalline quartz $(SiO₂)$ is a natural piezoelectric sub-

We illustrate the sensor and sensor interface scenario with
two examples. The first uses a piezoelectric acoustic emission
sensors are shown in Fig. 10 (11).
Sensor interfaced with a charge amplifier and a data con-
verter

caused by the electric polarization produced by mechanical and AlN. strain in certain crystals. Conversely, an electric polarization Recently, it has become possible to generate piezoelectric will induce a mechanical strain in piezoelectric crystals. As a thin films with extremely good properties through the sol–gel consequence, when a voltage is applied to the electrodes of a process. This process consists of the following steps: synthesis piezoelectric film, it elongates or contracts depending on the of a metal–organic solution, dep piezoelectric film, it elongates or contracts depending on the of a metal–organic solution, deposition of this solution by spin
polarity of the field. Conversely, when a mechanical force is coating, and a final heating tha applied to the film, a voltage develops across the film. Some ramic film. A cross-sectional view of a thin film PZT sensor is
properties of a good piezoelectric film are wide frequency shown in Fig. 11. The advantages of t range, high elastic compliance, high output voltage, high sta- include their small size, which allows them to be positioned bility in wet and chemical environments, high dielectric virtually anywhere, and their ability to operate at high frestrength, low acoustic impedance, and low fabrication costs. quencies. Piezoelectric materials are anisotropic, and hence their electrical and mechanical properties depend on the axis of the **Measurement Techniques.** The different modes of use for an applied electric force. The choice of the piezoelectric material acoustic sensor are summarized in Fig. 12. Using either a res-

delta converter. Details for the incremental converter are dis- stance. Some other commonly used piezoelectric materials are cussed below. **ferroelectric single-crystal lithium niobate (LiNbO3)** and thin We now consider two system design examples. The first is films of ZnO and lead zirconium titanate (PZT). Recently, adan acoustic emission sensor system and the second is a tem- vances have been made in sensor technology with ultrasonic perature measurement system. sensor configurations such as the surface acoustic wave (SAW) and acoustic plate mode (APM). In SAW devices the **SYSTEM DESIGNS EXAMPLES** acoustic waves travel on the solid surface, and in an APM arrangement they bounce off at an acute angle between the

cracks and holes, good adherence, and good electrical proper- **Acoustic Emission Sensing System** ties. The three most popular materials used for thin films in-Acoustic emission sensors are microsensors that are used for clude ZnO (zinc oxide), AlN (Aluminum nitride), and PZT
the detection of acoustic signals. These devices use elastic (lead zirconium titalate). Deposition, sputt the detection of acoustic signals. These devices use elastic (lead zirconium titalate). Deposition, sputtering, and sol–gel acoustic waves at high frequencies to measure physical, are some of the methods used for preparing acoustic waves at high frequencies to measure physical, are some of the methods used for preparing piezo films; the chemical, and biological quantities. Typically, integrated choice depends on the material and substrate us choice depends on the material and substrate used. ZnO thin acoustic sensors can be made to be extremely sensitive and films are prepared using laser-assisted evaporation and are also to have a large dynamic range. The output of these sen-
sors is usually a frequency, a charge, or a voltage.
ion. AlN thin films maintain a high acoustic velocity and are tion. AlN thin films maintain a high acoustic velocity and are The piezoelectric effect is one of the most convenient ways able to withstand extremely high temperatures. PZT thin to couple elastic waves to electrical circuits. Piezoelectricity is films have a much higher piezoelectric coefficient than ZnO

> coating, and a final heating that helps to crystallize the ceshown in Fig. 11. The advantages of thin film PZT sensors

depends on the application. \blacksquare onator-transducer or a delay line, measurements can be made

Figure 10. Types of acoustic wave sensors. **Figure 11.** Cross-sectional view of a thin film PZT sensor.

Figure 12. Different measurement techniques for acoustic sensors. **Figure 14.** Voltage amplifier.

on the device itself or incorporated into an oscillator circuit. There are two basic methods of interfacing to this sensor. We There are basically two ways to implement this measurement can use either a voltage amplifier (Fig. 14) or a charge amplitechnique: active or passive. In the case of passive bulk-wave fier (Fig. 15). resonators, we measure the resonant frequency to infer the In general, the charge amplifier interface provides a numwavelength and hence the velocity. Likewise, for passive de- ber of advantages. First, it is not affected by parasitic capacilay lines the phase shift between the input and the output of tances at the input of the amplifier. Second, the output voltthe transducer, which are separated by a known distance, age at the piezoelectric sensor is very small. This is because yields the velocity. On the other hand, for active resonators the piezoelectric material, PZT, that is used for its high piezoor delay-line oscillators, the frequency can be directly mea- electric coefficient also has a very high dielectric constant. As

As an example, let us consider the complete design and and inversely proportional to the dielectric constant: implementation of an integrated acoustic emission sensor with low-power signal-conditioning circuitry for the detection $V = \frac{Q}{C}$ of cracks and unusual wear in aircraft and submarines. Within a health and usage monitoring system, it is necessary by some means, either directly or indirectly, to monitor the [The output voltage can also be written in terms of the strain condition of critical components, e.g., airframe, gearboxes, *S*, the distance *d*, the electron charge *e*, and the dielectric and turbine blades. The overall aim is to replace the current constant ϵ as shown in Eq. (19) below.] For these and other practice of planned maintenance with a regime of required reasons the charge amplifier interface was selected for our maintenance. Typical parameters used include stress (or design example. strain), pressure, torque, temperature, vibration, and crack The charge amplifier circuit shown in Fig. 15 is in its simdetection. In this example, acoustic emission sensors are used plest form. The charge Q and capacitance C_S are used to for crack detection. The thin film piezoelectric sensor, coupled model the sensor charge and sensor capacitance. The into an aircraft component, senses the outgoing ultrasonic verting terminal of the operational amplifier is a virtual waves from any acoustic emission event as shown in Fig. 13. ground, and no charge flows into the operational amplifier in-The magnitude of the output signal is proportional to the puts. Therefore, any charge that is generated across the senmagnitude of the acoustic emission event. For our example sor has to flow into the feedback capacitance C_f . The output design, the acoustic emission signal bandwidth varies from 50 voltage developed across the feedback capacitor is inversely kHz to approximately 1 MHz. Mixed in with the desired proportional to the value of this capacitance. The voltage gain acoustic emission signal is vibration noise due to fretting of of the circuit is given by the ratio of C_S to C_f , and hence, to the mechanical parts. However, this noise is limited to about obtain high gain, C_f can be made much smaller than C_S . This 100 kHz and is easily filtered out. basic topology has a number of limitations, including low-fre-

generates a charge on the top and bottom plates of the sensor. set, and long-term drift. Traditionally, correlated double sam-

sured with the help of a digital counter. shown below, the output voltage is proportional to the charge

$$
V = \frac{Q}{C} = \frac{Q}{\epsilon A/d} = \frac{eSA}{\epsilon A/d} = \frac{eSd}{\epsilon}
$$
 (17)

Due to the acoustic emission event, the piezoelectric sensor quency flicker noise of the amplifier, operational amplifier off-

Figure 13. Acoustic emission sensor.

Figure 15. Charge amplifier.

feedback. The transfer function of the modified circuit is

$$
\frac{V_0(s)}{Q_{\text{in}}(s)} = -\frac{s \cdot (g_{\text{m}_a} - g_{\text{m}} - C_f \cdot s)}{C_s \cdot C_f \cdot s^2 + s(C_s \cdot g_{\text{m}} + g_{\text{m}_a} \cdot C_f) + g_{\text{m}_a} \cdot g_{\text{m}}}
$$
(18)

In this equation, C_s is the sensor capacitance, C_f is the feedback capacitance of the operational amplifier, g_m and g_m are
the transconductances of the operational amplifier and the
transconductor. If the higher-order terms are neglected, then
Eq. (18) can be simplified to
Eq. (

$$
\frac{V_0(s)}{Q_{\rm in}(s)} = -\frac{s}{g_{\rm m}} \cdot \frac{1}{\left(1 + \frac{C_{\rm s} \cdot s}{g_{\rm m_a}}\right)}\tag{19}
$$

tics of a high-pass filter, that is, none of the low-frequency noise or offsets affect the circuit performance.

Next, we perform a power analysis to analyze the effects of different design tradeoffs. Both MOS and bipolar transistor technologies are considered, and power and noise analysis and design tradeoffs for both technologies are presented.

Power Analysis. If MOS transistors in strong inversion (SI) are used to implement the operational amplifier, then the minimum power requirement is given by

$$
P = VI = \frac{V(2\pi \text{ BWC})^2}{2K \cdot W/L}
$$
 (20)

where BW is the signal bandwidth, *C* is the sensor capacitance, K is the transconductance factor, V is the output voltage, *I* is the supply current, and *W*/*L* is the aspect ratio of the **Figure 17.** Minimum power requirements versus sensor capacitance transistor. From this equation it is clear that the power is for a MOS or bipolar design.

proportional to the square of the signal bandwidth and sensor capacitance.

If, however, bipolar transistors are used to implement the operational amplifier, the minimum power requirements is given by

$$
P = VI = V \cdot 2\pi B W U_T C \qquad (21)
$$

Here, U_T is the thermal voltage, which is equal to 26 mV at room temperature. From this equation it is clear that in the case of bipolar transistors, the power is linearly proportional to the signal bandwidth and sensor capacitance. This difference in the power consumption between bipolar and MOS im-**Figure 16.** Modified charge amplifier circuit. plementations for a signal frequency of 1 MHz is shown in Fig. 17. Here we note that the power consumption for both MOS and bipolar implementations increases with increased pling and chopper stabilization are used to remove low-
frequency noise and offset. However, as noted earlier, our sig-
mal band does not include the frequencies from dc to 50 kHz,
mal band does not include the frequencies

Noise Analysis. The power spectral density for the wide-
given by band gate-referred noise voltage for MOS transistors is given

$$
V_{\text{nT}}^2 = \frac{8}{3} \frac{kT}{g_{\text{m}}} \tag{22}
$$

$$
V_{\mathrm{nT}}^2 = 2qI_{\mathrm{C}} \tag{23}
$$

For both MOS and bipolar implementations the total rms From Eq. (19) it is clear that the circuit has the characteris-
input referred noise is independent of frequency and inversely

Here, we note that the ratio of the noise spectral density for the MOS and the bipolar implementations is a constant equal **Temperature Sensing System**

to four.
In many control systems, temperature sensors are used as the
In many control systems, temperature sensors are used as the
power consumption is proportional to the square of the sensor and circuits are affected by

Results. Simulation and measurement results for the
charge amplifier with a sensor capacitance of 100 pF and a
feedback capacitance of 10 pF are shown in Fig. 19. For this
measurement, discrete versions of the sensor and

Figure 19. Small-signal frequency response of the charge amplifier. **Figure 20.** Smart temperature sensor.

capacitors were used. As expected, the signal band gain is given by the ratio of the sensor to the feedback capacitance, which is equal to 20 dB. Both measurement and simulation results agree fairly well with this value. The primary difference between the measurement and simulation results is in the low-frequency and high-frequency poles. It is expected that this is largely a result of parasitic capacitances and possibly a lower realized transconductance in comparison with the simulated value.

The charge amplifier circuit design just described converts the sensor charge into a voltage. This amplified signal voltage is then converted to digital form using an ADC. For our implementation a 10-bit fourth-order sigma–delta implemented as a MASH topology was used. The fourth-order topology was used to keep the oversampling ratio low, as the signal fre-**Figure 18.** Noise power spectral density versus capacitance. quency is fairly high. Details of this implementation are not included here; interested readers are referred to Ref. 6 for more information.

proportional to the sensor capacitance as shown in Fig. 18. Next, we describe a complete temperature sensor system.

sensor includes a temperature sensor, a voltage reference, an ADC, control circuitry, and calibration capabilities. A block diagram for a smart temperature sensor is shown in Fig. 20. The use of *p–n* junctions as temperature sensors and for the generation of the reference voltage signals has been reported extensively (12,13). A bandgap voltage reference can be gener-

Figure 21. Principle of bandgap reference.

ated with the help of a few *p–n* junctions. The basic principle The output voltage is the sum of the voltage across R_1 and for the operation of a bandgap voltage reference is illustrated the voltage across Q_1 . Sinc

The base–emitter voltage V_{be} of a bipolar transistor decreases almost linearly with increasing temperature. The temperature coefficient varies with the applied current, but is approximately -2 mV/°C. It is also well known that the difference between the base–emitter voltages of two transistors, Therefore, this circuit behaves as a bandgap reference, where ΔV_{ho} , operated at a constant ratio of their emitter current denting ration G is set by t sities, possesses a positive temperature coefficient. At an emitter current density ratio of 8, the temperature coefficient of this PTAT (proportional to absolute temperature) source is make $I_{s2} = 8I_{s1}$ we let the emi-
approximately 0.2 mV/°C. Amplifying this voltage $(G\Delta V_{be})$ and large as the emitter area of Q_1 .

approximately 0.2 mV/°C. Amplifying this voltage $(G\Delta V_w)$ and
and large as the emitter area of Q_i .
adding it to a base-emitter voltage V_w , produces a voltage ref-
renece that is independent of temperature. Many circui

$$
V_{\text{be}} = \frac{nkT}{q} \ln \frac{I_d + I_s}{I_s} \approx \frac{nkT}{q} \ln \frac{I_d}{I_s}
$$
(24)

Figure 22. Example bandgap voltage reference circuit. erence.

Therefore, the difference between the two base–emitter voltages $(\Delta V_{\rm be})$ is given by

$$
\Delta V_{\text{be}} = V_{\text{be}1} - V_{\text{be}2} = \frac{nkT}{q} \ln \frac{I_1 I_{s2}}{I_2 I_{s1}} = \frac{nkT}{q} \ln \frac{R_2 I_{s2}}{R_1 I_{s1}}\tag{25}
$$

This voltage appears across R_3 . Since the same current that flows through R_3 also flows through R_2 , the voltage across R_2 is given by

$$
V_{R_2} = \frac{R_2}{R_3} \Delta V_{\text{be}} = \frac{R_2}{R_3} \frac{nkT}{q} \ln \frac{R_2 I_{\text{s2}}}{R_1 I_{\text{s1}}} \tag{26}
$$

as desired.

for the operation of a bandgap voltage reference is illustrated the voltage across Q_1 . Since the voltage across R_1 is equal to the voltage across R_2 , the output voltage is equal to the voltage across R_2 , the output voltage is equal to

$$
V_{\text{out}} = V_{\text{be}1} + \frac{R_2}{R_3} \frac{n k T}{q} \ln \frac{R_2 I_{\text{s}2}}{R_1 I_{\text{s}1}} = V_{\text{be}1} + G \Delta V_{\text{be}} \tag{27}
$$

the gain factor *G* is set by the ratios R_2/R_3 , R_2/R_1 , and I_{s2}/I_{s1} . R_1 and $I_{s2} = 8I_{s1}$. Since the reverse saturation current I_s is proportional to the emitter area, to make $I_{s2} = 8I_{s1}$ we let the emitter area of Q_2 be 8 times as

Figure 23. A switched-capacitor implementation of the bandgap ref-

Figure 24. Incremental ADC.

circuits to implement the resistors in the voltage reference $(\approx 10 \text{ mV}^{\circ}C)$ for increased sensitivity. Since we already have circuit. A switched-capacitor implementation makes offset re- an amplified value of ΔV_{be} in the voltage reference $(G\Delta V_{\text{be}})$, all moval simple and also reduces the power consumption, as the that needs to be done is to subtract V_{be1} from the voltage referarea occupied by large-value switched-capacitor resistors is ence to obtain an amplified value of ΔV_{be} . If more sensitivity significantly smaller than the area occupied by continuous- is needed, the additional amplification can be incorporated in time resistors. In fact, the area occupied by switched-capaci- the ADC by simply adjusting the capacitor ratio of C_A and C_B tor resistors is inversely proportional to the value of the resis- as shown in Fig. 24. Additionally, the subtraction of V_{bel} from tance desired. Another advantage is that the temperature co-
efficient of on-chip poly-poly capacitors is much smaller than cuit shown in Fig. 25, where V_{in} is the output of the voltage that of on-chip resistors, making design and calibration eas-
interest of V_{in2} is equal to V_{be1} , and V_G is the negative input of
ier. A switched-capacitor implementation of the bandgap volt-
the operational

have been replaced by switched-capacitor resistors, and ca- tion that is needed to obtain the amplified temperature-depacitors C_T and C_F have been added. The switched capacitors pendent output voltage $(G\Delta V_{be})$.

$$
R_{\text{eff}} = \frac{1}{f_{\text{C}}C} \tag{28}
$$

capacitor C_F is designed to be very small and is added to en- that utilizes oversampling techniques is the incremental consure the operational amplifier is never in an open-loop mode verter (18). The advantage of this data converter topology, of operation. The capacitors located in parallel with the diodes shown in Fig. 24, is its low power consumption, small area, act as tank capacitors to ensure that current is constantly and insensitivity to component mismatch. Additionally, in supplied to the diodes. The output of this voltage reference comparison with sigma–delta converters the postquantization can similarly be calculated and is given by digital low-pass filter is much simpler. It consists of just an

$$
V_{\text{ref}} = V_{\text{be}1} + \frac{C_3}{C_2} \frac{n k T}{q} \ln \frac{C_1 I_{s2}}{C_2 I_{s1}} = V_{\text{be}1} + G \Delta V_{\text{be}} \tag{29}
$$

between two diodes (ΔV_{be}) as the sensing element of the sys- comparator, switch control logic, and an up-down counter. A

Figure 25. Switched-capacitor subtraction circuit.

A solution to these problems is to use switched-capacitor $mV^{\circ}C$, it is almost always amplified to a much larger value cuit shown in Fig. 25, where V_{in1} is the output of the voltage the operational amplifier in the follow-on data converter. Durage reference is shown in Fig. 23. ing clock cycle θ_1 the capacitor *C* is charged to the input volt-The structure of this voltage reference is similar to the one age V_{in2} . During clock cycle θ_2 , the charge $(V_{\text{in1}} - V_{\text{in2}})/C$ is shown in Fig. 22, except that the continuous time resistors transferred. This ci transferred. This circuit effectively does the voltage subtrac-

emulate resistors with an effective resistance value given by Incorporating the voltage reference and temperature-sensing circuitry shown in Figs. 23 and 25 into a smart temperature sensor system involves some additional circuitry. Since switched capacitors are already being used for the voltage reference and the sensing circuitry, it makes sense to use where f_c is the clock frequency of the switch. The feedback switched-capacitor technology for the ADC. A simple ADC up–down counter instead of a more complicated decimation filter. Unfortunately, the first-order incremental ADC has a relatively long conversion time, making this converter suitable only for very slow signals such as temperature.

which is the desired bandgap voltage reference. The first-order incremental ADC shown in Fig. 24 is com-Most temperature-sensing devices also use the difference posed of a stray-insensitive switched-capacitor integrator, a tem. Since the temperature coefficient of $\Delta V_{\rm be}$ is small (≈ 0.2 four phase nonoverlapping clock as shown in Fig. 26 consti-

Figure 26. Four-phase nonoverlapping clock.

Figure 27. Smart temperature sensor circuit.

designated by $V_1[i, j]$, where *i* corresponds to the current inte- by gration period and *j* to the clock cycle (1, 2, 3, or 4).

During clock cycle θ_1 , S_1 and S_4 are closed, charging C_A to the input voltage V_{in} . During θ_2 , S_3 and S_5 are closed, transferring the charge that was stored on C_A to C_B . At the end of the charge transfer from C_A to C_B the comparator output is de-
noted by *D*_{out}, that results from
the up–down counter is obtained by evaluating the quantity
the up–down counter is obtained by evaluating the quantity

$$
a_i = \begin{cases} 1 & \text{if} & V_1[i, 2] > 0 \\ -1 & \text{if} & V_1[i, 2] < 0 \end{cases}
$$

$$
D_{\text{out}} = \frac{1}{n}
$$

During θ_3 , S_4 is closed, and if:

$$
a_i = 1, \t S_3 \t is closed a_i = -1, \t S_2 \t is closed
$$

$$
\begin{aligned} a_i &= 1, && S_2 \, \text{is closed} \\ a_i &= -1, && S_3 \, \text{is closed} \end{aligned}
$$

tutes an integration period. The integrator output voltage is Also during θ_4 , the integrator output voltage $V_1[i, 4]$ is given

$$
V_{\rm I}[i, 4] = V_{\rm I}[i, 1] + \frac{C_{\rm A}}{C_{\rm B}} (V_{\rm in} - a_i V_{\rm ref})
$$
(30)

$$
D_{\text{out}} = \frac{1}{n} \sum_{i=1}^{n} a_i \tag{31}
$$

Here *n* is the number of integration periods, and is a function of the resolution that is required of the ADC.

The complete smart temperature sensor is shown in Fig. 27. The subtraction circuit of Fig. 25 is incorporated into the During θ_4 , S_5 is closed, and if: ADC by simply adding switch S_{sub} . The only difference in the operation of the incremental converter shown in Fig. 27 from the one shown in Fig. 24 is that now during θ_2 , S_3 is not closed but instead S_{sub} is closed.

Figure 28. Measurement results for the (a) voltage reference, (b) the temperature sensor.

The calibration of this system is done in two steps. First
the voltage reference is calibrated by adjusting the ratio of
 C_3 and C_2 ; next the amplified sensor voltage is calibrated by
adjusting the ratio of C_A and controlled digitally. The output is an *N* bit digital word. Press, 1995.
In Fig. 28 we show measurement results for the voltage $\frac{1}{7}$ J J McCro

In Fig. 28 we show measurement results for the voltage 7. J. L. McCreary and P. R. Gray, All-MOS charge redistribution reference and final temperature output. For these results a analog-to-digital conversion techniques—par first-pass design of the circuit in Fig. 27 was used. This design *State Circuits,* **10**: 371–379, 1975. was not completely integrated and included external resistors a. H. S. Lee, D. A. Hodges, and P. R. Gray, A self-calibrating 15
to obtain gain. We expect final integrated results to behave bit CMOS A/D converter. IEEE J. S similarly. Figure 28(a) shows the reference voltage obtained 813-819, 1984. as a sum of a V_{be} and an amplified ΔV_{be} as described in Eq. 9. F. Wang and R. Harjani, *Design of modulators for oversampled* (29). The *x* axis shows the temperature in kelvin and the *y converters*, Norwell, MA: Kluwer, 1998. axis shows the measured output reference voltage in volts. 10, J C Candy and G C Tames (eds.) Or axis shows the measured output reference voltage in volts. 10. J. C. Candy and G. C. Temes (eds.), *Oversampling Delta–Sigma*
The measured value is fairly close to the expected value ex-
Dota Converters—Theory Design and cept for some small experimental variations. We suspect these variations are a result of the length of time used to 11. S. M. Sze (ed.), *Semiconductor Sensors*, New York: Wiley, 1994.
stabilize the temperature between temperature output mea-
12. A Bakkar and J Hujising Micropo stabilize the temperature between temperature output mea-
surements. The graph in Fig. 28(b) shows the output voltage,
sor with digital output, IEEE J. Solid-State Circuits, SC-31 (7): which is $V_{ref} - V_{be}$. As expected, this voltage varies linearly 933–937, 1996. with temperature. Figure 29 shows the expected 1 bit output 13. G. Meijer, An IC temperature transducer with an intrinsic referstream (*a_i* shown in Fig. 24) of the sigma–delta converter be-
fore the digital low-pass filter. This output corresponds to an 14 S I in and C Selama, A V (*T*) model with applications to be

We have provided detailed designs for two complete data $1283-1285$, 1985. acquisition systems, namely an acoustic emission sensor sys-
tem and a smart temperature sensor system. We provide both bandgap references. IEEE J. Solid-State Circuits. SC-18 (6): 634– measurement and simulation results to show their perfor- 643, 1983. mance. 16. K. Kuijk, A precision reference voltage source, *IEEE J. Solid-*

In this article we have provided brief descriptions of data ac-
quisition and data conversion systems. In particular, we process to Behavior quisition and data conversion systems. In particular, we pro-
vided some general descriptions of integrated capacitive and
tal A/D converter with offset and charge injection compensation resistive sensors. This was followed by descriptions of two of *IEEE J. Solid-State Circuits,* **23** (3): 736–741, 1988. the most common data converter topologies used in sensor interface systems, namely successive approximation and KAVITA NAIR sigma–delta. Finally, these were followed by detailed descrip- CHRIS ZILLMER tions of two complete acquisition systems. The first system DENNIS POLLA was based on a piezoelectric acoustic emission sensor inter- RAMESH HARJANI faced to a charge amplifier and data converter. The second University of Minnesota

system was a smart temperature sensor. As feature sizes continue to decrease and integrated sensor technologies progress, it is likely that extremely smart and high-performance systems will be integrated on single chips. Additionally, significant reduction in power and area as a result of smaller feature sizes will make such systems ubiquitous.

BIBLIOGRAPHY

- 1. W. Gopel, Sensors in Europe and Eurosensors: State-of-theart and the science in 1992, *Sensors Actuators A,* **37–38**: 1–5, 1993.
- 2. R. Palla´s-Areny and J. G. Webster, *Sensors and Signal Conditioning,* New York: Wiley-Interscience, 1991.
Figure 29. Measurement results for the analog-to-digital converter. 3. K. Najafi, K. D. Wise, and N. Najafi, Integrated Sensors, in S. M.
	- Sze (ed.), *Semiconductor Sensors,* New York: Wiley, 1994.
	- 4. D. H. Sheingold (ed.), *Transducer Interfacing Handbook,* Nor-
	-
	-
	-
	- bit CMOS A/D converter, *IEEE J. Solid-State Circuits*, **19** (6):
	-
	- Data Converters—Theory, Design and Simulation, New York: *IEEE* Press, 1992.
	-
	-
	-
- 14. S. Lin and C. Salama, A $V_{\text{bc}}(T)$ model with applications to bandinput voltage equal to one-eighth of the reference voltage. gap reference design, *IEEE J. Solid-State Circuits,* **SC-20** (6):
	- bandgap references, *IEEE J. Solid-State Circuits*, **SC-18** (6): 634–
	- *State Circuits,* **SC-8** (3): 222–226, 1973.
- **CONCLUSION** 17. C. Enz and G. Temes, Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, correlated double sampling, and chopper stabilization, *Proc. IEEE,* **84** (111): 1584–
	- tal A/D converter with offset and charge injection compensation,

506 DATA ANALYSIS

DATA ACQUISITION SYSTEMS. See MICROCOMPUTER

APPLICATIONS.