rect coupling between the amplifier and the input signal to of integrated circuits (ICs), it was possible to use a truly differential input stage implemented from a pair of matched on the feedback ratio that can be easily kept invariable. transistors (2,3). Figure 1 illustrates the direct and capacitive coupling amplifications with alternating current (ac) and di- **GENERAL SCHEMA FOR DC AMPLIFIERS** rect current (dc) input voltage sources. For proper operation, it is necessary to have the same reference voltage level for the **Basic dc Amplifiers** amplifier and the input signal. In most cases the ground is used as the reference. Figure 2 shows the building blocks of a classical dc amplifier.

plify low-frequency signals down to dc. They are, for example, sponds to a differential input stage and is followed by a secused in dc–dc voltage down converters in which it is neces- ond which consists of a high-gain voltage amplifier. The last sary to amplify a dc voltage reference (4). Directly coupled stage is a voltage follower. Usually, the dc amplifier is biased amplifiers are also used in linear feedback loops to control between positive $(V_{\rm cc})$ and negative voltages $(V_{\rm ee} = V_{\rm cc})$. speed or position of dc motors. There are many measurement Considering the various gain stages, the output voltage transducers, such as temperature sensors, or load transduc- V_0 in the case of Fig. 2 is given by ers used to measure weights. These exhibit a very low dc output voltage and are often directly coupled to a high-gain dc amplifier (2). Direct coupled amplifiers are predominantly used in monolithic integrated circuits where using coupling This expression clearly shows the dependence of the amplifier which can induce 'motorboating' or stability problems due to the phase shift caused by several capacitive coupled stages (2). Other high-speed applications, such as optical communi-

cations, necessitate high-performance dc amplifiers with a wide bandwidth (5).

The amplifier gain and the dc operating point depend on multiple parameters, such as transconductance, load resistor values, bias currents, and power supplies. Inherent fabrication process variation, thermal drifts, and component sensitivity inevitably introduce amplification and biasing errors. The predominant errors result from voltage and current offsets corresponding to the input voltage and input current **DC AMPLIFIERS** which must be applied to force the output voltage of the amplifier to zero.

The term *direct coupled amplifier*, or *dc amplifier*, means di-
rect coupling between the amplifier and the input signal to rameters, offsets, and thermal drifts, the use of a single tranbe amplified. Basically, a directly coupled amplifier has no sistor input stage to build a dc amplifier is unreasonable. In capacitive or inductive coupling between the input source and contrast, an input stage built from a differential pair of the amplifier. Consequently, the dc amplifier, as opposed to matched transistors allows considerable reduction of these efcapacitively coupled or ac amplifiers, allows amplification of fects. This is the case, for example, of voltage-feedback opera-
continuous and low-frequency signals (1.2). Direct coupled tional amplifiers (VFOA), usually c continuous and low-frequency signals (1,2). Direct coupled tional amplifiers (VFOA), usually called op-amps. So, a high-
amplifiers appeared at the same time as amplifiers. But they gain voltage-feedback amplifier allows d amplifiers appeared at the same time as amplifiers. But they gain voltage-feedback amplifier allows designing an accurate
have performed better ever since, and with the introduction dc amplifier. In this case, with a very have performed better ever since, and with the introduction dc amplifier. In this case, with a very low common mode rejec-
of integrated circuits (ICs), it was possible to use a truly dif-
tion ratio (CMRR), the gain of th

A large number of applications require dc amplifiers to am- It is composed of three main stages. The first block corre-

$$
V_{\rm O} = A G_V V_{\rm id} \tag{1}
$$

capacitors would necessitate a large and expensive silicon gain on the parameters *A* and *GV*. Because these parameters area (1). In addition, at very low frequencies, dc feedback am- are sensitive to process variation and thermal drift, amplifier plifiers are also preferred to ac coupled feedback amplifiers, gain varies from one component to the other. The differential

ac amplifier using coupling capacitor. Stages. Stages.

Figure 1. Different kinds of coupled amplifiers: (a) dc amplifier; (b) **Figure 2.** Schema block for a dc amplifier showing the various

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

and drift voltages and currents. Consequently, the character- collector currents are given by (6–9) istics of this preamplifying stage define the performance and limits of the dc amplifier. Another important parameter is the input noise that also limits the minimum detectable signal.
In the next section describing the characteristics of the differential input stage, we show that its components have to be
well matched to obtain the smallest error signal possible.
ward, short-circuit current gain. Thus the expression of the

The feedback loop is used mainly to prevent amplification from the variation of the dc amplifier gain (AG_V) . Figures 3(a) and 3(b) describe the feedback loop technique in both noninverting and inverting amplifiers. In these cases, considering As a result, for $|V_{id}| \ll 2V_T$, the differential output voltage has a dc amplifier with infinite gain $(AG_v \rightarrow \infty)$ and infinite input a 180° phase difference wi

Noninverting amplifier
$$
\frac{V_O}{V_i} = \left(1 + \frac{R_2}{R_1}\right)
$$
 (2a)

Inverting amplifier
$$
\frac{V_O}{V_i} = -\frac{R_2}{R_1}
$$
 (2b)

nique is a good solution for removing some of the shortcom- **Real Differential Stage** ings of the dc amplifier.

In this section, the relationship between input and output voltages is determined for an ideal stage implemented from bipolar transistors. Then, the mismatch effects (offsets and drift sensitivities) are analyzed for a real dc amplifier.

Ideal Differential Stage

Figure 4 shows the schema of an ideal differential input stage (or emitter-coupled pair), implemented from bipolar transistors. $V_{id} = V_{i1} - V_{i2}$ is the differential input voltage, and $V_{\text{od}} = V_{\text{od}} - V_{\text{od}}$ is the differential output voltage of the circuit. For an ideal amplifier, i.e., including perfectly matched elements, transistors Q_1 and Q_2 are assumed identical, and resistors R_{C1} and R_{C2} have the same value of R_{C1} .

For forward-biased transistors Q_1 and Q_2 (i.e., $V_{be} \ge V_T$; $V_T = kT/q$ is the thermal voltage), the reverse saturation currents of the collector–base junctions can be ignored. Neglecting the Early effect and assuming very low values for cur- **Figure 4.** Bipolar differential input stage using matched devices.

Figure 3. The two configurations for dc feedback amplifiers: (a) noninverting am-

input stage behaves as a preamplifier, and it amplifies offset rents I_{b1} and I_{b2} , so that their effects are negligible, then the

$$
I_{C1} = (\alpha_{\rm F} I_0) / [1 + \exp(-V_{\rm id}/V_{\rm T})]
$$
 (3)

$$
I_{C2} = (\alpha_{\rm F} I_0) / [1 + \exp(+V_{\rm id}/V_{\rm T})]
$$
(4)

Main Effects of Feedback Loop differential output voltage of this stage can directly be de-
duced from Eqs. (3) and (4):

$$
V_{\text{od}} = R_{\text{C}}(I_{\text{C2}} - I_{\text{C1}}) = -\alpha_{\text{F}} R_{\text{C}} I_0 \text{tanh}(V_{\text{id}}/2V_{\text{T}})
$$
 (5)

a dc amplifier with infinite gain ($AG_V \to \infty$) and infinite input a 180° phase difference with respect to $V_{\rm id}$, and the amplifier resistance gain, the transfer functions V_0/V_i is given as fol- gain is given by $A = R_c \times I_0$ (as $\alpha_F \approx 1$). In this way, *A* is lows: **increased** by increasing either the value of load resistors R_c or the bias current I_0 . Nevertheless, increasing I_0 leads to a rise in power consumption. However, the value of R_c is artificially enlarged by using active loads (current mirrors), which are easier to fabricate in IC form than high-value resistors.

Figure 5, which shows the variation of output voltage as a function of V_{id} , illustrates the nonlinear effects that appear as When resistors R_1 and R_2 are accurate, this system consti-
tutes an excellent directly coupled amplifier. Thus, this tech-
tutes an excellent directly coupled amplifier. Thus, this tech-
tutes and the output voltage

For a real differential stage implemented in IC form, the base currents of *^Q*¹ and *^Q*2, the component mismatches (amplifier **ANALYSIS OF THE BIPOLAR DIFFERENTIAL INPUT STAGE** dissymmetry), the equivalent input noise, and the thermal

Figure 5. Differential output voltage as a function of input voltage showing the curves for matched and mismatched stages.

drifts must be taken into account to determine the minimum described by differential dc voltage detectable (amplifier sensitivity).

Base Input Bias Currents. The dc input bias currents $(I_{b1} \approx$ I_{b2} in Fig. 4, for $V_{od} = 0$) required for biasing the transistors are taken from the driving generators connected to the in- *Input Offset Current.* This current results principally from puts. Their value, $I_{bias} = (I_{b1} + I_{b2})/2$, is directly related to the the mismatched values of the current gains β of Q_1 and Q_2 . design of the differential stage. A very low base current value When V_{od} is zero, I_{os} is defined by $I_{os} = I_{b1} - I_{b2}$. Assuming requires high current gain (β). This can be obtained, for ex-
ample by using Darlington or super $-\beta$ transistors. It can this gives ample, by using Darlington or super $-\beta$ transistors. It can also be noted that the influence of the base currents is reduced to the minimum, if both inputs are driven by generators with the same equivalent output resistance.

ator $(I_{\alpha s})$. These two generators are discussed in the next reduce this unwanted current $I_{\alpha s}$. paragraphs. Thus, as indicated in Fig. 6, the real amplifier is *Thermal Drift.* We define thermal drift as the variation of

perfectly matched amplifier and offset voltage and current sources. nents, but drift changes as components age.

equivalent to the ideal differential stage previously discussed. with V_{∞} and I_{∞} connected on input.

Input Offset Voltage. This voltage results principally from the dissymmetries between transistors Q_1 and Q_2 : mismatches in the base widths, in the base and collector doping levels, and in emitter areas. It is also caused by mismatch in collector resistors R_{C1} and R_{C2} . By definition V_{os} is the ideal equivalent generator voltage, which applied to the input, drives the output voltage (V_{od}) to zero. Then $V_{os} = V_{be1} - V_{be2}$ (Fig. 6).

Assuming that the relationship between the base-emitter voltage and collector current for a forward biased transistor is $V_{BE} = V_T \ln(I_C/I_S)$,

$$
V_{\text{os}} = V_T \ln[(I_{\text{C1}}/I_{\text{C2}})(I_{\text{S2}}/I_{\text{S1}})]
$$
 (6)

Now the saturation and collector currents can be written as $I_{S1} = I_S = I_{S2} - \Delta I_S$ and $I_{C2} = I_C = I_{C1} - \Delta I_C$. In addition, with $R_{C1} = R_C = R_{C2} - \Delta R_C$, which represents the resistor dissymmetry,

$$
R_{\rm C2}I_{\rm C2} = R_{\rm C1}I_{\rm C1}
$$

Finally, assuming that $\Delta I_S/I_S \ll 1$ and $\Delta R_C/R_C \ll 1$, V_{os} can be

$$
V_{\text{os}} = V_{\text{T}} \left[\frac{\Delta R_{\text{C}}}{R_{\text{C}}} + \frac{\Delta I_{\text{S}}}{I_{\text{S}}} \right] \tag{7}
$$

$$
I_{\text{os}} = \frac{I_{\text{C}}}{\beta} \left[\frac{\Delta R_{\text{C}}}{R_{\text{C}}} + \frac{\Delta \beta}{\beta} \right]
$$
 (8)

Component Mismatch Effects. All of the effects due to ampli- Now we can deduce that the offset current is directly proporfier dissymmetry can be characterized with only two continu- tional to the base input bias current. Then a low value for I_{os} ous generators: a voltage generator (V_{∞}) and a current gener- necessitates either a low I_0 or a high β . High R_{C} values also

> component electrical parameters with temperature. So, for a given differential amplifier design, the drift of $I_{\rm b}$, $V_{\rm os}$, and $I_{\rm os}$ characterizes the influence of temperature on the output voltage V_{od} . Thus, the drift of the bias current I_b determines the output stability for different values of the driving generator resistance. The thermal drift of *V*os can be directly calculated from Eq. (7). Assuming that R_c and I_s are temperature-independent,

$$
\frac{dV_{\text{os}}}{dT} = \frac{V_{\text{os}}}{T} \tag{9}
$$

Equation (9) shows a direct proportionality to V_{os} . Moreover, a low drift for I_{os} is necessary to obtain low output variation when the internal resistances of the driving generators have high values.

–*V*ee *Long-Term Drift Variation.* All of the previous values of drift **Figure 6.** Mismatched differential stage. Equivalent circuit with a given by manufacturers are rigorously valid for fresh compo-

Voltage Input Noise. Low-frequency input noise is an important limitation in precision dc application, as, for example, instrumentation measurements.

ANALYSIS OF MOS DIFFERENTIAL PAIR

Now we analyze a differential stage implemented from MOS transistors to compare their performance to bipolar ones.

Ideal Input Stage

An NMOS source-coupled pair is shown in Fig. 7. We assume that both M_1 and M_2 are matched transistors with equal W/L ratios (W is the channel width and L is the channel
length) and equal threshold voltage V_{th} . We neglect the body
effect and the channel modulation length. The load resistors R_d are assumed identical. As usual we suppose that the drain current is related to the gate-source voltage V_{gs} and the threshold voltage V_{th} by the well-known approximate square- Note that for the MOS differential pair, the V_{id} range for ${\rm law\; relationship\;} I_{\rm d}=K\!(V_{\rm gs}-V_{\rm th})^2$ $1/2\mu C_{\infty}$ *W/L* (μ is the electron-mobility and C_{∞} is the gate *W/L* ratio of the transistors. In contrast, for the bipolar difcapacitance per unit). From Kirchhoff's laws it follows that ferential pair this range is about $2V_T$ and is independent of the differential input voltage is given by $V_{id} = V_{i1} - V_{i2} =$ transistor size and bias current. $\sqrt{I_{\text{d1}}/K}$ – $\sqrt{I_{\text{d2}}/K}$, and at the source node, I_{d1} +

$$
I_{\rm d1} = \frac{I_0}{2} \left[1 + KV_{\rm id} \sqrt{\frac{2}{KI_0} - \left(\frac{V_{\rm id}}{I_0}\right)^2} \right]
$$
 (10)

$$
I_{\rm d2} = \frac{I_0}{2} \left[1 - KV_{\rm id} \sqrt{\frac{2}{KI_0} - \left(\frac{V_{\rm id}}{I_0}\right)^2} \right]
$$
 (11)

Consequently the differential output voltage V_{od} is expressed **Real Input Stage** by

$$
V_{\text{od}} = R_{\text{d}}(I_{\text{d2}} - I_{\text{d1}}) = -R_{\text{d}}KV_{\text{id}}\sqrt{\frac{2I_0}{K} - (V_{\text{id}})^2}
$$
(12)

 M_2 are in the saturated mode which is proved by $|V_{\text{id}}| \ll 1$ the gain factor *K* represent the predominant sources of static $\sqrt{I/K}$ When this condition is satisfied the gain 4 of the different proves in a source-co $\sqrt{I_0/K}$. When this condition is satisfied, the gain *A* of the dif- errors in a source-coupled pair (3). The deviations in the ferential amplifier is given by $V_{\text{od}}/V_{\text{id}} = R_d \sqrt{2I_0K}$. threshold voltage and the gain factor are due to technological

Figure 7. The NMOS source-coupled pair using matched devices. high impedance of the gate of MOS transistors (6) .

linear operation depends on the biasing current I_0 and the transistor size and bias current. The gain of the source-coupled pair depends on bias current I_0 , load resistance R_d , and bining these expressions yields (8) transistor dimensions (*W*/*L*). In contrast, the gain for the bipolar differential pair depends only on the biasing current I_0 and load resistance *Rc*.

> The dc transfer characteristic of the source-coupled pair is shown in Fig. 8. When $|V_{\rm id}| > \sqrt{I_0/K}$, either M_1 or M_2 is completely turned off, and V_{od} is equal to R_dI_0 . An increase in I_0 increases the linear operating region, whereas an increase in the W/L ratio causes the opposite effect (8) .

Technological Constraints. Until now we have studied the behavior of the ideal MOS amplifier. A real differential pair *Presents* some dc errors that produce basic limitations for many analog systems.

This expression is valid as long as both transistors M_1 and The dc and low frequencies, the threshold voltage V_{th} and M_{1} are in the estimated mode which is proved by $|V_{\perp}| \ge 1$ the gain factor K represent the parameters. The difference in V_{th} between two matched transistors results mainly from differences in oxide thickness and bulk doping. Actually the oxide thickness in VLSI MOS processing is so reproducible that it has only a negligible effect on V_{th} . Consequently, changes in substrate doping are the principal source of threshold voltage mismatch V_{th} which is typically 10 mV to 25 mV. The gain factor includes two parameters, the factor $K' = 1/2\mu C_{\text{ox}}$ and the gate dimensions *W* and L . The changes in mobility in K' depend on deviations in bulk doping. Deviations in *W* and *L* result from photolithography variations. The latter variations represent the main source of deviations in the gain factor. The differences between the load resistances, whose typical values depend on size, also contribute to the dc errors in the source-coupled pair (3).

> The effects of mismatches on dc performance in MOS amplifiers are represented only by the input offset voltage due to

48 DC AMPLIFIERS

Input Offset Voltage. As mentioned earlier, the input offset voltage V_{∞} is the input voltage required to force the differential output voltage to zero. Summing voltages around the source loop in Fig. 9 gives

$$
V_{\rm os} = V_{\rm th1} - V_{\rm th2} + \sqrt{\frac{I_{\rm d1}}{K_1}} - \sqrt{\frac{I_{\rm d2}}{K_2}}
$$

To make the differential output V_{od} exactly zero requires that $R_{d1}I_{d1} = R_{d2}I_{d2}$. Using the last expression, we find that (3)

$$
V_{\text{os}} = \Delta V_{\text{th}} + \frac{V_{\text{gs}} - V_{\text{th}}}{2} \left[-\frac{\Delta R_d}{R_d} - \frac{\Delta K}{K} \right] \tag{13}
$$

where the difference quantities are given by $\Delta V_{th} = V_{th1} - V_{th2}$. Figure 10. Schematic form of the feedback implementation including quantities are given by $\Delta K = K_1 - K_2$, and the average offset generators.

$$
V_{\text{th}} = \frac{V_{\text{th1}} + V_{\text{th2}}}{2}, R_{\text{d}} = \frac{R_{\text{d1}} + R_{\text{d2}}}{2}, \text{ and } K = \frac{K_1 + K_2}{2}
$$

Comparison Between Bipolar and MOS Stages The offset voltage in Eq. (13) consists of two parts. One equals the threshold voltage mismatch and the other contains mis- Generally bipolar input stage amplifiers have much better

the bipolar case, the offset voltage drift in MOS stages is not micropower applications. directly correlated with the offset voltage.

The temperature drift of the offset value depends on varia-
tions of V_{th} and K . The variation of V_{th} is as high as some mV/

GENERAL CRITERION FOR IMPLEMENTING DC AMPLIFIERS

matches in load resistances and gate dimensions. Note that long-term stability than MOS devices can offer. Very good V_{os} mismatch depends on differences and also on biasing matching between the input transistors is matching between the input transistors is obtained with bipopoints. When the transistors are biased at small values of lar differential pairs. Indeed for bipolar transistors the trans- $(V_{gs} - V_{th})$, the influence of ΔR_d and ΔK becomes smaller. Con-
sequently, at weak inversion the main factor influencing the the transistor and the technology. In contrast, for MOS differthe transistor and the technology. In contrast, for MOS differinput offset voltage is ΔV_{th} .
The main difference between bipolar and MOS differential the W/L ratio and the fabrication processes. As a result bipothe W/L ratio and the fabrication processes. As a result bipostages is the mismatch in the threshold voltage. For a MOS lar stages exhibit lower offset voltage and temperature drift. stage, this results in a constant offset component that is inde- In addition for the same value of the bias current, they will pendent of bias current. Consequently the MOS differential be smaller than MOS to have the same value for the transconstage displays a higher offset voltage than the bipolar pair. ductance. Nevertheless bipolar stages exhibit large input bias currents. In contrast, MOS input stages take advantage of a **Offset Voltage Drift.** The drift of the input offset voltage of high input impedance resulting in low offset current and low a MOS differential pair is given by $\Delta V_{\infty}/\Delta T$ (8). Contrary to bias current. This makes the bias current. This makes them ideal for portable systems and

Eigure 10 shows the circuit that can be used to calculate the

^C. But the changes in K are considerably larger because K

includes mobility.

Figure 10 shows the circuit that can be used to calculate the

output offset verting amplifier configurations, shown in Fig. 3. The value of R_3 is assumed to be (R_1/R_2) and to cancel the effects of the bias current $I_{\rm b}$.

Calculation gives

$$
V_o = -\left(1 + \frac{R_2}{R_1}\right) V_{os} + R_2 I_{os} \tag{14}
$$

This reveals that the coefficient of V_{os} can be expressed directly in terms of the closed loop gain. Consequently the input offset voltage becomes preponderant for low values of R_2 .

GENERAL TECHNIQUES USED TO REDUCE DC ERRORS IN AMPLIFIERS

As shown previously, dc offset limits numerous applications Figure 9. The NMOS source-coupled pair with the dc offset voltage in linear IC. For example, offset voltage is a particularly imsource. **portant parameter for precision instrumentation amplifiers**

Figure 11. Conventional method for canceling dc offset voltage using a variable resistor to adjust the collector resistors ratio.

required. In these latter cases, the *dc* offset reduces the dy- injection to adjust the offset voltage to zero. namic range, which is, in turn, very restrictive when designing in low-voltage technology (CMOS). Several techniques, however, can be used to compensate for this nonideal effect. Two ways to proceed are addressed in this section. We have, 12. Injecting a current pulse into the diode permanently
on the one hand, what we call "offeet trimming techniques" shorts its parallel resistor. In practice the and, on the other, improved circuit designs tending to elimi-

performed. The emitter-coupled pair (or source-coupled pair) mulled. In practice, however, introducing the potentiometer
analyzed previously, is the most commonly used input stage.
One solution for canceling the offset is μ V/°C. Moreover, this resistor adjustment can also be realized with a laser beam. This automated process is performed directly on the wafer, and the laser adjusts the resistor size on the chip. This has the possible disadvantage of being an irreversible process. The precision operational amplifier OPA177 from Burr–Brown combines both of these methods: laser-trimming offset and an optional connection to an external potentiometer. Then the offset achieved is about 10 μ V, and the drift is only 0.3 μ V/°C.

Another nulling technique consists of replacing each of the two load resistors R_c with several resistors in series. Then **Figure 13.** An amplifier with dc offset sources; input offset voltage each resistor is in parallel with Zener diodes, as shown in Fig. (V_{∞}) , and input offset current (I_{∞}) .

Figure 12. Zener-zap trimming technique. Zener diodes are placed and for applications where rail-to-rail output signal swing is in parallel with load resistors, and must be shorted with a current

on the one hand, what we call "offset trimming techniques" shorts its parallel resistor. In practice the series resistors and on the other improved circuit designs tending to elimi- have different values for refining the a nate the dc offset. 07A from Precision Monolithic Inc., this ''Zener-zap trimming" technique reduces the offset voltage to 10 μ V and the **Various Adjustment Possibilities** drift to 0.2 μ V/°C (9).
We demonstrated previously that in the bipolar, emitter-

Because the input differential stage generates the dc offset, it
is exclusively on this stage that any corrections need to be
performed. The emitter-coupled pair (or source-coupled pair) and (9). Thus in theory, if we nul

Figure 14. A method for canceling the input bias current in a bipolar
differential pair. The base current of Q_3 is mirrored to the base of
 Q_2 . It reduces considerably I_{bias} current and I_{os} current.
a widely us

the values of *I*bias and *I*os are directly proportional to the base drives the nulling operations. It is easy to see that the output currents of the transistors, as explained previously.

A method for canceling the input bias current is shown in Fig. 14. The base currents of Q_2 and Q_3 are practically identical because the same current flows through their collectors. Then the base current of Q_3 is mirrored to the base of Q_2 . The same applies for Q_4 and Q_1 . As a result, the I_{bias} current is nulled, and I_{as} is considerably reduced. For example, using this method, the precision operational amplifier OPA177 from Burr–Brown provides 0.5 nA for I_{bias} and 0.1 nA for I_{osc} .

Figure 15. A basic autozero amplifier. The offset voltage is sampled, held in capacitor C_n , and injected at a nulling input (*N*). This correc- **Figure 17.** Continuous time autozero amplifier using a main amplition is controlled by a clock (Φ) . fier and a basic auto-zero amplifier.

Figure 16. Input, output, and clock signals in a basic autozero amplifier. The discontinuities in output signal must be eliminated with a low-pass filter.

a widely used method for designing low-offset voltage and low-drift amplifiers. This technique, based on the ''autozero'' concept (AZ) (12), in addition, allows canceling low-frequency noise (12,13). An AZ amplifier is shown in Fig. 15. This tech-

nique consists of sampling the dc offset of the amplifier and **Correcting the dc Offset Current and Input Bias Current.** We subtracting it from the signal. The sample operations, morecan represent an amplifier with different offset sources as over, are performed with switched-capacitor circuits. This shown in Fig. 13. The advantage of the MOS differential pair, brings us to the functioning of such a configuration. Two compared with the similar bipolar input stage, is the very low phases are needed. In a first stage (Φ_1) , the switch shorts the (about 100 pA) input bias current (I_{bias}) . In addition, the MOS input, and the dc offset appears at the output. Then this differential pair results in very low input offset current (I_{os}) , quantity is sampled, held by capa differential pair results in very low input offset current (I_{os}) , quantity is sampled, held by capacitor C_n , and applied at an about 10 pA. The isolated gate of the MOS allows this charac- auxiliary nulling input (N) , auxiliary nulling input (N) , to eliminate it. In the second teristic. Nevertheless, this advantage practically disappears stage $(\overline{\Phi_1})$, the amplifier is ridded of the offset and is con-
when diodes are included to protect the gates from electro- nected back to the input signal nected back to the input signal for amplification. Figure 16 static discharges. In the case of the bipolar differential pair, shows the input and output signals and the clock which

Designation	Manufacturer	Function	Input Offset Voltage	Voltage Drift	Input Bias Current	Input Offset Current
LM741C	National Semiconductor	op amp	2 mV		80nA	20 nA
OP07A	PMI	ultra low offset op amp	$10 \mu V$	$0.2 \mu\text{V}$ ^o C	0.7 nA	0.3 nA
AD708S	Analog Devices	ultra low offset op amp	$5 \mu V$	$0.1 \mu\text{V}$ ^o C	0.5 nA	0.1 nA
OPA177F	Burr–Brown	Precision op amp	$10 \mu V$	$0.3 \mu\text{V} / \text{°C}$	0.5 nA	0.1 _{nA}
ICL7650	Maxim	Chopper	$0.7 \mu V$	10 nV ^o C	$1.5\;\text{pA}$	0.5 pA
LTC1100ACN	Linear Technology	Chopper op amp	$1 \mu V$	5 nV ^o C	$2.5\ \mathrm{pA}$	10pA
TLC2652AM	Texas Instrument	Chopper op-amp	$0.5 \mu V$	3 nV ^o C	4 pA	2pA

Table 1. Integrated Circuits Used for dc Applications and Main Characteristics at 25C

signal displays discontinuities due to phase Φ_1 . Hence it must applies it at the nulling input of the main amplifier. Because be low-pass filtered to reduce continuity of the signal. Note the offset is constantly corrected even during temperature that the clock frequency must have at least twice the signal variations, chopper amplifiers feature very good performance. frequency to fulfill the Shannon criterion. Consequently this For instance, the LTC110 precision chopper instrumentation reduces the application of autozero amplifiers to the low-fre- amplifier from Linear Technology reduces the offset voltage

connected from the input signal. An improved schema is pro- ers used for dc operation (9,14–16). posed in Fig. 17: the "continuous time AZ amplifier" or "chopper amplifier.'' Generally designed with MOS transistors, **OTHER AVAILABLE IMPLEMENTATIONS** such amplifiers incorporate two amplifiers internally, a main amplifier and an AZ amplifier. Two phases are needed to de- Dc amplifiers can also be designed from basic building blocks main amplifier's offset, stores this value in capacitor C_2 , and also displays the errors of classical IC amplifiers.

quency domain. to typically 1 μ V and the drift to 5 nV/°C. Therefore such Nevertheless, some applications require continuous time amplifiers are very useful for precision applications. Table 1 amplification. In these cases the amplifier should not be dis- lists the main dc characteristics at 300 K of different amplifi-

scribe the operation. During the first phase (Φ_1) , the AZ amp other than operational amplifiers. Various possible implemen-
corrects its own offset, as addressed previously. Then, during tations and their particulariti tations and their particularities are addressed in this section. the second phase (Φ_2) , the offset-free AZ amplifier senses the Their typical dc input errors are listed in Fig. 18. This figure

Figure 18. Typical voltage and current offsets for various IC amplifier families.

Figure 19. Instrumentation amplifier.

Such integrated amplifiers incorporate three operational am-

output voltage is given by plifiers in a single chip (1,7). Matched resistors obtained with laser trimming are also included to cancel typical dc errors. The resulting circuit is shown in Fig. 19. A_1 is connected as a
difference amplifier. A_2 and A'_2 are in a noninverting configu-
ration. Thus the output voltage is given by
cal operational amplifiers. Indeed the ba

$$
V_o = (V_{i1} - V_{i2}) \frac{R_2}{R_1} \left(1 + \frac{2R_B}{R_A} \right)
$$
 (15)

Current Feedback Operational Amplifiers High-Speed Operational Amplifiers

(17). This cell is basically a second-generation current conveyor (CCII) as shown in Fig. 20, which is commonly de- detriment of input errors. scribed by the following matrix relation:

$$
\begin{pmatrix}\n\dot{y} \\
vx \\
\dot{z}\n\end{pmatrix} = \begin{pmatrix}\n0 & 0 & 0 \\
1 & 0 & 0 \\
0 & 1 & 0\n\end{pmatrix} \times \begin{pmatrix}\nvy \\
\dot{x} \\
vz\n\end{pmatrix}
$$
\n(16)

Figure 21 represents the equivalent electrical circuit for a CFOA (17–21). The inverting and noninverting configura-

Figure 20. Equivalent macromodel of the second generation cur- **Figure 21.** Current feedback operational amplifier obtained from a rent conveyor. second generation current conveyor and a voltage follower.

Instrumentation Amplifiers tions are realized as shown in Fig. 3. But in that case the

$$
V_o = -Z_T \times i^- \tag{17}
$$

tional to $1/R_2C_T$ (R_2 is the feedback resistor in Fig. 3). The slew rate is also greatly increased (about 1000 V/ μ s). Nevertheless, dc errors are particularly prevalent in CFOA designs. So, the amplifier gain can be easily adjusted with R_A con-
nected out of chip.
nected out of chip.

In current feedback operational amplifiers (CFOA) also called The input stage of high-speed operational amplifiers is gener-
transimoedance on-amps, the input cell is different from that ally identical to the one of classi transimpedance op-amps, the input cell is different from that ally identical to the one of classical op-amps. Their output is
used in voltage-feedback op-amps (VFOA) (see Figs. 4 and 7) nevertheless constituted from the di used in voltage-feedback op-amps (VFOA) (see Figs. 4 and 7) nevertheless constituted from the difference between two out-
(17). This cell is basically a second-generation current con-
put currents. This improves the speed

CONCLUDING REMARKS AND PROSPECTIVE DEVELOPMENTS 16. D. Soderquist, The OP-07 ultra low offset voltage op amp; A bipo-

In this article we have inspected the mismatches and drift tion note 13 in Precision Monolithics Inc. *Linear and Conversion*
effects on the performance of dc amplifiers implemented from *Applications Handbook*, 1986.
on-a op-amps. Bipolar and MOS differential inputs stages have $\frac{17. \text{ C}}{2}$. Toumazou, F. J. Lidgey, and D. G. Haigh, *Analog IC Design:*
successively been analyzed. NPN and NMOS transistors have The Current Mode Approach, L only been considered above. Nevertheless differential ampli-
fiers can also be implemented from PNP or PMOS elements.
In these cases note that PNP transistors exhibit lower β values and the mobility of DMOS transistors

ues and the mobility of PMOS transistors is about three times smaller.

The general criterion to consider for implementing dc am-

plifiers and the most commonly used techniques to reduce dc

and the most commonly used tec

implementations use voltage input signals. Rushing into the

opening created by the introduction of the CFOA, another de-

sign approach could consist in using current input signals in

place of voltages.

Second-generatio

Second-generation current conveyors can be driven from HERVE HERVE BARTHELEMY
current signals and these could certainly be used advanta-
geously in designing dc amplifiers.
la Méditerranée

BIBLIOGRAPHY

- 1. A. S. Sedra and K. Smith, *Microelectronics Circuits,* 4th ed., New York: Oxford Univ. Press, 1998.
- 2. Horowitz and W. Hill, *The Art of Electronics,* 2nd ed., New York: Cambridge University Press, 1989.
- 3. R. Laker and W. M. C. Sansen, *Design of Analog Integrated Circuits and Systems,* New York: McGraw-Hill, 1994.
- 4. S. J. Jou and T. L. Chen, On-chip voltage down converter for LV/ LP digital, *IEEE Int. Symp. Circuits Syst.,* Hong-Kong, 1996– 1999.
- 5. S. Kimura, Y. Imai, and Y. Miyamoto, Direct-coupled distributed baseband amplifier ICs for 40-Gb/s optical communication, *IEEE J. Solid State Circuits,* **31**: 1374–1379, 1996.
- 6. J. F. Gazin, *Manuel d'Applications C.I.L., Les Amplificateurs Operationnels,* 2nd ed., Arcueil, France: Thomson-CSF, Tome 1, 1974.
- 7. J. Millman and A. Grabel, *Microelectronics,* New York: McGraw-Hill, 1988.
- 8. P. R. Gray and R. G. Meyer, *Analog Integrated Circuits,* 2nd ed., New York: Wiley, 1984.
- 9. D. A. Johns and K. Martin, *Analog Integrated Circuit Design,* New York: Wiley, 1997.
- 10. Anonymous, *Low Drift Amplifiers,* National Semiconductor, Linear Brief 22, June 1973.
- 11. Robert J. Widlar, *Reducing DC Errors in Op-Amp,* Santa Clara, CA: National Semiconductor, Technical Paper 15, December 1980.
- 12. C. C. Enz and G. C. Temes, Circuit techniques for reducing the effects of op-amp imperfections: Autozeroing, double sampling, and chopper stabilisation, *Proc. IEEE* **84**: 1584–1614, 1996.
- 13. G. Erdi, Chopper versus bipolar op amps; an unbiased comparison, design notes n° 42 in *Application Handbook*, 1993, volume II, Milpitas, CA: Linear Technology, 1993.
- 14. Analog Devices, *Linear Product Data Book,* Norwood, MA, 1990.
- 15. Analog Devices, *Amplifier Applications Guide,* Norwood, MA, 1992.
-
- lar op amp that challenges choppers, eliminates nulling, applica-
-
-
-
-
-

DC CONVERTERS. See HVDC POWER CONVERTERS.