

log signal processing functions for many different types of ap-<br>plications. In general, this device has two inputs and *n* out-<br>was introduced in 1968 and is described by the following byputs; however, most applications involve a current conveyor brid matrix: with two inputs and one output port, as illustrated in Fig. 1 (1). The current conveyor can be thought of as a basic design building block much like an operational amplifier. During (1). The current conveyor can be thought of as a basic design<br>building block much like an operational amplifier. During<br>work on his master's thesis in 1966, Adel Sedra was devel-<br> $\begin{pmatrix} i_Y \\ v_X \\ i \end{pmatrix} = \begin{pmatrix} 0 & 0 \\ 1 & 0 \\ 0 &$ oping a voltage-controlled waveform generator to be used as part of a design of a programmable instrument for incorpora-<br>tion in a system for computer controlled experiments, when<br>he happened upon a novel circuit (2). He generalized the con-<br> $\frac{1}{2}$  and  $\frac{1}{2}$  are positive re

$$
\begin{pmatrix} i_Y \ v_X \ i_Z \end{pmatrix} = \begin{pmatrix} 0 & 1 & 0 \ 1 & 0 & 0 \ 0 & 1 & 0 \end{pmatrix} \begin{pmatrix} v_Y \ i_X \ v_Z \end{pmatrix}
$$
 (1)   
at the system of equations  $\begin{pmatrix} i \\ i \end{pmatrix}$  and  $\begin{pmatrix} i \\ i \end{pmatrix}$  (2) illustrates several networks  
synthesis. These circuit topologies  
way to implement these functions.



conveyor and (b) multiple output current conveyor. 1996 IEEE. norator–nullator topologies into current conveyor topologies.



**Figure 2.** Comparison of a CCII- and an ideal field effect transistor.

conveyed to *Z*. Node *Z* had a very high impedance. Applica-**CURRENT CONVEYORS** bions of the CCI included current meters and negative imped-<br>ance converters (NICs). To increase the versatility of the current conveyor, a second-generation current conveyor (CCII) A current conveyor is an active circuit used to carry out ana-<br>log signal processing functions for many different types of ap-<br>except that no current flowed through node Y. This design was introduced in 1968 and is described by the following hy-

$$
\begin{pmatrix} i_Y \\ v_X \\ i_Z \end{pmatrix} = \begin{pmatrix} 0 & 0 & 0 \\ 1 & 0 & 0 \\ 0 & \pm 1 & 0 \end{pmatrix} \begin{pmatrix} v_Y \\ i_X \\ v_Z \end{pmatrix}
$$
 (2)

Following hybrid matrix:<br>
following hybrid matrix:<br>
the happened upon a novel circuit (2). He generalized the con-<br>
tive polarity resulting in the CCII+ or CCII-, respectively.<br>
The CCII- can be thought of as an *ideal* f active network synthesis and analog signal processing. Table 1 (6) illustrates several networks useful in active network synthesis. These circuit topologies are by no means the only

An important application is analog signal processing. Ta-This circuit exhibited a virtual short circuit at node  $X$ , a vir-<br>tual open circuit at node  $Y$ , and the current supplied at  $X$  was five different signal-processing functions. For purposes of five different signal-processing functions. For purposes of analysis, it is much easier to relate the current conveyor to two ideal one-port networks known as norators and nullators.

# **NULLATOR–NORATOR CIRCUIT ANALYSIS AND ITS APPLICATION TO CURRENT CONVEYOR DESIGN**

There is good reason to discuss the design of current conveyor circuits using nullator–norator design techniques. One of the strongest motivations is that numerous papers and texts have been written that address circuit synthesis using these ideal circuit elements  $(7-11)$ . As a result, the use of this technique provides the designer with a wealth of information on designing many types of active networks including negative impedance converters, negative impedance inverters, positive impedance inverters, and a myriad of other useful active networks. All that is required to use this information is a basic understanding of circuit analysis using the norator– Figure 1. Current conveyor schematic definitions: (a) basic current nullator approach and an understanding of how to convert

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright  $\odot$  1999 John Wiley & Sons, Inc.

	2-Port	Characterization 1 $i_2$ $\iota_1$ $v_2$ $v_{1}$	Realization Using Current Conveyors $x \circ$ CC $\circ z$ $y \circ$
1	Realized Voltage- controlled Voltage- source	$G = \begin{bmatrix} 0 & 0 \\ 1 & 0 \end{bmatrix}$	Ţ (2)0 CCII $\oplus$ ⊒
$\overline{2}$	Voltage- controlled Voltage- source	$\mathbf{Y} = \begin{bmatrix} 0 & 0 \\ g & 0 \end{bmatrix}$	g CCII 02 $\ominus$ $\bigcirc$
3	Current- controlled Current- source	$\mathbf{H} = \begin{bmatrix} 0 & 0 \\ 1 & 0 \end{bmatrix}$	$(1)$ o CCII $\circ$ ② E
4	Current- controlled Voltage- source	$\mathbf{Z} = \begin{bmatrix} 0 & 0 \\ R & 0 \end{bmatrix}$	$\overline{\mathbb{Q}}$ CCII CCII $\bigoplus$ $\frac{1}{5}R$
5	<b>INIC</b>	$G = \begin{bmatrix} 0 & 1 \\ 1 & 0 \end{bmatrix}$	G o CCII <b>CCI</b> $\hspace{.1cm} \oplus \hspace{.1cm}$ $\bigoplus$ $\overline{0}$ $\hat{1}$
6	<b>NIV</b>	$\mathbf{Y} = \begin{bmatrix} 0 & -g_1 \\ -g_2 & 0 \end{bmatrix}$	CCII CCII $\bigoplus$ $\bigoplus$ ბ(2) ţ ∓
7	Gyrator	$\mathbf{Y} = \begin{bmatrix} 0 & -g \\ g & 0 \end{bmatrix}$	$cc\bar{u}$ CCII $\bigoplus$ (一 2 Τ Į

**Table 1. Application of Current Conveyors to Active Network Synthesis**

© 1970 IEEE.

types of circuit elements are used. These include resistors, synthesis (7–9). The properties of the nullator and norator capacitors, inductors, transmission lines, independent voltage will now be introduced. sources, independent current sources, dependent voltage sources, and dependent voltage sources. The dependent volt-<br>age and current sources tend to be two-port networks that  $i_1(t) = 0$  defining the the voltage and current on its one port associate a voltage or current from one port to a voltage or (9). current to the second port. Although analyzing circuits containing these two-port networks is relatively straightforward, **Definition 2.** A norator is a one port network with  $v_1(t)$  = the simultaneous solution of equations that usually results  $A_1(t)$  and  $i_1(t) = A_2(t)$  defining the voltage and current on its from such analysis serves to reduce the designer's intuition one port. The functions  $A_1(t)$  and  $A_2(t)$  are arbitrary, and thus about the circuit. The use of two ideal one-port network repre-  $v_1(t)$  and  $i_1(t)$  are unconstrained resulting in a degree of freesentations known as *nullators* and *norators* can help to re- dom not found in any other one port network (9). store some of this lost intuition. Nullators and norators can replace all dependent voltage and current sources in a net- The schematic symbol used to describe the nullator and work so as to reduce the primitive elements in a linear net- norator are shown in Fig. 3. When carrying out nodal circuit

When analyzing active linear networks, several distinct nique that can be used to gain insight into active network

 $i_1(t) = 0$  defining the the voltage and current on its one port

work to only one-port networks. This is a very powerful tech- analysis of a circuit that has nullators and norators, Defini-

		Realization Using Current Conveyor $\mathcal{X}$
Functional Element	Function	CC $\overline{z}$ $\gamma$ Ţ
Current- amplifier	$I_0 = (R_1/R_2)I_1$	$R_2$ CCII $I_0$ $\stackrel{R_1}{\sim}$ $\bigoplus$
Current- differentiator	$I_0 = CR \, \frac{dI_1}{dt}$	C $I_0$ CCII R $\bigoplus$
Current- integrator	$I_0 = \frac{1}{CR} \int I_1 dt$	$\boldsymbol{R}$ $I_0$ CCII $\boldsymbol{C}$ $\hspace{.1cm} \oplus \hspace{.1cm}$
Current- summer	$I_0 = \frac{n}{i} \cdot I_d$	$I_1 \ I_2$ $I_0$ CCII $\hspace{.1cm} \oplus \hspace{.1cm}$ $I_n$
Weighted current summer	$I_0 = \frac{n}{i} \cdot I_d \frac{R_j}{R}$	R $I_0$ CCII $\hspace{.1cm} \oplus \hspace{.1cm}$
© 1970 JEEE		

**Table 2. Application of Current Conveyors to Analog Signal Processing**

has a nullator connected to it, the voltage at that node is as- ently (9): sumed to be equal to the voltage at the other node of the nullator; however, it is assumed that no current can flow through 1. A series or parallel connection of  $\pm Rs$ ,  $\pm Ls$ ,  $\pm Cs$ , and the nullator. When a node has a norator connected to it, it is at least one nullator is equivalent to a single nullator. assumed that current flows through the norator, but the volt-<br>ages on either node of the norator are determined by the rest<br>at least one porator is equivalent to a single porator ages on either node of the norator are determined by the rest at least one norator is equivalent to a single norator.<br>
of the circuit. Similarly, the current through the norator is a A sories or parallel connection of  $+Be$ 



tions 1 and 2 can be easily applied when the node being ana- Several equivalence properties of norators and nullators lyzed has a norator or nullator connected to it. When a node that allow for network simplification will be described pres-

- 
- 
- of the circuit. Similarly, the current through the norator is  $\frac{3}{2}$ . A series or parallel connection of  $\pm Rs$ ,  $\pm Ls$ ,  $\pm Cs$ , and at least one norator and at least one nullator is equivalent to an open circuit or a short circuit, respectively.
	- 4. A four-terminal circuit composed of two nullators and two norators all of which have a single terminal tied to one node is equivalent to a four-terminal network composed of an uncoupled single nullator and a single norator.

Another circuit element that is worth mentioning is the nullor. The nullor is a two-port network, which is simply composed of a nullator at one port and a norator at the second port. Effectively, it is two uncoupled one-port networks. The schematic symbol for this network is illustrated in Fig. 4. The reason for its use is that many dependent current and voltage **Figure 3.** Norator and nullator schematic representations. sources can be expressed in terms of this unit. It is important



to note that the nullor can always be thought of as simply a has the form  $Z = ks^2$  where again k is real.<br>nullator and a norator and therefore, provides no additional Note that pairs of norators and nullators from Fig. 6 c nullator and a norator and, therefore, provides no additional Note that pairs of norators and nullators from Fig. 6 can<br>insight into the analysis of a network It is mentioned here be replaced with second-generation current insight into the analysis of a network. It is mentioned here be replaced with second-generation current conveyors. The merely so that the reader will be familiar with the termi- way in which these current conveyors can be merely so that the reader will be familiar with the terminology. ware is the subject of the next section.

Given the matrix definition of the negative second-generation current conveyor (CCII-) from Eq. (2), an equivalent rep- **CURRENT CONVEYOR CIRCUIT ARCHITECTURE** resentation for the CCII - can be expressed in terms of a single nullator and norator as illustrated in Fig. 5. The hybrid Current conveyors can be built using either bipolar or metal

As an example, two useful illustrations of the nullatordifferent methods for carrying out voltage and current inverrequire a specific hardware realization. By looking for pairs current conveyor circuits. Each topology will have its own spe-

of the circuit can be a complex impedance. The relationship

$$
Z_1 Z_3 Z_5 = Z_2 Z_4 Z_6 \tag{3}
$$

load impedances illustrated in Fig. 6 and solve for its value in terms of the remaining five impedances. The relationship allows for the transformation of one of the five remaining load 8), two additional current mirrors are required.<br>impedances to an effective output impedance whose proper- A new approach to designing current convevors at mi impedances to an effective output impedance whose proper-



*Pi* denotes the *i*th port

ties depend on the circuit elements used in the network, thus the name general impedance converter (GIC). This type of circuit can be used as a positive impedance converter (PIC) or a positive impedance inverter (PII). Another useful application of this circuit is realization of a frequency-dependent negative resistance (FDNR), sometimes called a D element or an E element (9). These are very useful in active filter synthesis as explained by Bruton (9). Filters can be synthesized using only Figure 4. Nullor schematic representation. FDNRs and resistor elements. The D element has an impedance  $Z = k/s^2$  where *k* is real and *s* is the complex frequency variable of the Laplace transform. Similarly, the E element

matrices for these two circuits are equivalent. In summary, oxide semiconductor (MOS)–type transistors. Because the any active network composed of nullators and norators in majority of applications to date have focused on the secondpairs, as illustrated in Fig. 5, can be fabricated using CCII- generation current conveyor, this type of current conveyor networks. This fact will prove to be a useful property for syn- will be addressed here. Another motivation for focusing on thesizing many types of active circuits. the implementation of second-generation current conveyors is<br>As an example, two useful illustrations of the nullator- that first- and third-generation current conveyors can be realnorator design technique types will be discussed. First, the ized using multiple output second-generation current con-<br>impedance inverter is presented. Table 3 (10) illustrates five veyors (1,12). As mentioned earlier, a impedance inverter is presented. Table 3 (10) illustrates five veyors  $(1,12)$ . As mentioned earlier, a CCII- can be thought different methods for carrying out voltage and current inver- of as an ideal FET. Similarly, it sion. It is important to note that these realizations do not ideal bipolar transistor. In reality, FETs and bipolar devices require a specific hardware realization. By looking for pairs do not behave ideally, and thus more of norators and nullators, we can convert these circuits into mentations result in order to compensate for the imperfecerformance, many devices may need to be combined in order<br>Another useful topology is shown in Fig. 6 and can be used to model more closely the ideal behavior exhibited by an ideal Another useful topology is shown in Fig. 6 and can be used to model more closely the ideal behavior exhibited by an ideal<br>a general impedance converter (GIC) Each of the branches device. Implementation of CCIIs with bidire as a general impedance converter (GIC). Each of the branches device. Implementation of CCIIs with bidirectional current<br>of the circuit can be a complex impedance. The relationship capabilities require the use of complement that will hold between impedances is  $p-n-p$  and  $n-p-n$  bipolars or  $nMOS$  and  $pMOS$  FETs) (13). It is difficult to fabricate an integrated circuit (IC) with iden*z* tically performing *p–n–p* and *n–p–n* devices. It is much easier to support complementary structures using MOS devices, The way the network is used is to remove one of the complex and thus many IC current conveyor designs are based on load impedances illustrated in Fig. 6 and solve for its value MOS implementation. Figures 7 and 8 (13) illu implementation of CCII  $+$  and CCII  $-$  current convevors, rein Eq. (3) will define the effective impedance at the circuit spectively. In Fig. 7 current is transferred to the output using port where the complex impedance was removed. This process complementary current mirrors. To fabricate a CCII – (Fig.

> wave frequencies has been proposed by Sinsky and Westgate (14). This approach uses a GaAs monolithic microwave integrated circuit (MMIC) to closely approximate the required hybrid matrix parameters of Eq. (2) over a specified band of microwave frequencies. This technique was developed to support the design of tunable synthetic microwave circuit elements using negative impedance converters (NICs) and positive impedance converters (PICs). Such circuits can be used to design tunable microwave filters and matching networks.

## **NOISE CONSIDERATIONS**

In many applications, it is necessary to have a current con-**Figure 5.** Nullator–norator representation of a CCII-. veyor that has good noise performance. Current mode circuits



**Table 3. Voltage and Current Inversion Using Nullators and Norators**

1970 IEEE.

(such as the current conveyor) are candidates for use in lowvoltage analog signal processing because large current swings can be obtained even with small voltage excursions. Unfortunately, for low-noise performance in such circuits, low-noise bias circuitry, which tends to require higher voltages for the required low-transconductance devices, is required. This presents a design challenge when trying to obtain low-noise, low-



Figure 6. Norator–nullator immitance converter/inverter topology.



**Figure 7.** Positive second-generation current conveyor using MOS devices and OP amp. © IEE 1990.

voltage current conveyors. The problem of designing low-noise current conveyors is best addressed by Bruun (1,12) who has developed a way to look at the problem and drawn some important conclusions.

### **Ideal Current Conveyor Noise Analysis**

To address noise issues in the CCI, CCII, and CCIII type current conveyors, it is sufficient to analyze the multi-output CCII current conveyor as shown by Bruun (1,12). The general noise analysis requires addressing the multi-output current **Figure 9.** Second-generation current conveyor with equivalent conveyor illustrated in Fig. 1. Because this device has multi- noise sources. ple outputs, noise contributions cannot be modeled using only an equivalent noise input voltage and current as done on conventional amplifiers. The multiple outputs may have corre-<br>lated and uncorrelated noise contributions, and thus noise<br>sources must be assumed at each of the output ports as well<br>finite input and output impedances to the cu as the input ports. For more details on the mathematical for- **CMOS Current Conveyor Noise Considerations** mulation of the noise for the multioutput second-generation current conveyor, see Refs. 1 and 12. Because most applica- A detailed analysis of noise optimization for CMOS current tions simply require single output CCII+ or CCII- current nated in an impedance  $R_Y$  where  $R_{SX} \ge R_{SY}$ , Bruun (1,12) has

$$
\overline{di_z^2} = \overline{di_{\text{xeq}}^2} + \overline{di_{\text{xeq}}^2} + \frac{\overline{dv_{\text{yeq}}^2}}{R_{SX}^2} + \frac{4k}{R_{SX}} df \tag{4}
$$

where *k* is Boltzmann's constant, *T* is the absolute tempera-<br>ture, and *df* is the frequency bandwidth considered (see Fig. **CONCLUSION** 



Figure 8. Negative second-generation current conveyor using MOS 4. K. Pal, New inductance and capacitor flotation schemes using devices and OP amp. IEE 1990. current conveyors, *Electron. Lett.,* **17** (21): 807–808, 1981.



conveyors has been carried out by Bruun  $(1,12)$ . For class A conveyors, the noise modeling for this type of device will be designs, it was found that the optimal signal-to-noise ratio is emphasized here. For an ideal two-input single-output sec-<br>ond-generation current conveyor whose input X terminal is terminal of Fig. 1 is the output terminal). This is because the ond-generation current conveyor whose input *X* terminal is terminal of Fig. 1 is the output terminal). This is because the terminated in an impedance  $R_r$  and whose *Y* input is termination output noise power of the curr terminated in an impedance  $R_X$  and whose *Y* input is termi-<br>nated in an impedance  $R_W$  where  $R_{\alpha\beta} \ge R_{\alpha\beta}$  Rruun (1.12) has the bias current and the output signal power is proportional shown that the square of the output terminal current. Interestingly, shown that the class *AB*-biased current conveyor can provide better performance than the class *A* circuit because the output signal swing is not limited by the bias current. In summary, the use of low-noise bias circuitry and current mirrors are essential in the design of low-noise CMOS current conveyors.

The current conveyor is a very powerful building block that can be used in a myriad of applications ranging from power supply control circuits to the design of high-frequency active filters. Despite the many different applications and implementations of this circuit, there is one important point to remember: the current conveyor is a fundamental building block that can be used in circuit synthesis in much the same way as the operational amplifier. It allows the circuit designer to concentrate on a higher level of circuit functionality. The current conveyor has the capability to revolutionize the circuit design industry in much the same way as the operational amplifier has. With much interest in current mode circuits, it is inevitable that the current conveyors time has finally come.

### **BIBLIOGRAPHY**

- 1. E. Bruun, Noise Properties of CMOS Current Conveyors, *IEEE MTT-S Symp. Des.,* 1996, pp. 144–147.
- 2. A. Sedra, G. Roberts, and F. Gohh, The current conveyor: history, progress, and new results, *IEE Proc.,* Part G, **137** (2): 78–87, 1990.
- 3. R. Senani, Novel circuit implementation of current conveyors using an O.A. and an O.T.A., *Electron. Lett.,* **16** (1): 2–3, 1980.
- 

## **440 CURRENT-MODE LOGIC**

- 5. M. Higashimura and Y. Fukui, Novel methods for realising lossless floating immitance using current conveyors, *Electron. Lett.,* **23** (10): 498–499, 1987.
- 6. A. Sedra and K. Smith, A second-generation current conveyor and its applications, *IEEE Trans. Circuit Theory,* **CT-17**: 132– 134, 1970.
- 7. R. Senani, Floating immittance realisation: Nullor approach, *Electron. Lett.,* **24** (7): 403–405, 1988.
- 8. R. Senani, New tunable synthetic floating inductors, *Electron. Lett.,* **16** (10): 382–383, 1990.
- 9. L. Bruton, *RC-Active Circuits,* Englewood Cliffs, NJ: Prentice-Hall, 1980.
- 10. J. Braun, Equivalent NIC networks with nullators and norators, *IEEE Trans. Circuit Theory,* **CT-12**: 441–442, 1965.
- 11. V. Pauker, Equivalent networks with nullors for positive immittance inverters, *IEEE Trans. Circuit Theory,* **CT-17**: 642–645, 1970.
- 12. E. Bruun, Analysis of the noise characteristics of CMOS current conveyors, *Analog Int. Circuits Signal Process.,* **12**: 71–78, 1997.
- 13. C. Ioumazou et al., Analogue IC design: The current-mode approach, London, UK: Peregrinus, 1990.
- 14. J. H. Sinsky and C. R. Westgate, A new approach to designing active MMIC tuning elements using second-generation current conveyors, *IEEE Microw. Guided Wave Lett.,* **6** (9): 326–328, 1996.

JEFFREY H. SINSKY Bell Laboratories—Lucent Technologies CHARLES R. WESTGATE Johns Hopkins University

**CURRENT-FEEDBACK AMPLIFIERS.** See ANALOG INTE-GRATED CIRCUITS.

- **CURRENT MEASUREMENT.** See AMMETERS; ELECTRIC CURRENT MEASUREMENT.
- **CURRENT-MODE CIRCUITS.** See TRANSLINEAR CIR-CUITS.