Comparators are used to *detect* the sign of the difference between two *analog* signals $x_{+}(t)$ and $x_{-}(t)$, and to *codify* the outcome of the detection through a *digital* signal *y*. This operation can be formulated as follows:

$$
y = \begin{cases} > E_{\text{OH}} & \text{for } x_{+}(t) > x_{-}(t) \\ < -E_{\text{OL}} & \text{for } x_{+}(t) < x_{-}(t) \end{cases}
$$
 (1)

where $E_{\rm OH}$ and $-E_{\rm OL}$ are *levels* that guarantee correct logic interpretation of the output signal, that is, $y > E_{OH}$ guarantees that the output is unambiguously interpreted as a true logic one (1_D) by any digital circuit connected to the output node, whereas $y < -E_{\text{\tiny OL}}$ guarantees that the output is interpreted as a true logic zero (0_D) . The definition of these levels is related to the concepts of logic restoration and digital noise

Figure 1. Some useful extensions of the binary comparator concept.

margins that the interested readers will find in Ref. 1. In the output is in the high state, it remains there whenever the many applications one of the inputs is a reference value, say $x_{-}(t) = E$, and the comparator function is to detect whether the signal applied to the other input, say $x_{+}(t) = x(t)$, is larger

Comparators are classified according to the physical na- covered in this article. ture of their inputs and output. The most significant structures for practical applications have voltage input and voltage **COMPARATOR BEHAVIOR** output and are called *voltage comparators.* Most of this article is devoted to them. Others that are also of interest for the **Ideal Comparator Behavior** newest class of current-mode circuits that have current-input and voltage-output—*current comparators*—are also covered Figure 2(a) illustrates the *ideal* comparator operation, where in this article.

ation in the time domain. *Continuous time* (CT) comparators fined by the restoring logic level's logic. According to Eq. (1) operate *asynchronously.* They respond to input changes at the output is at the high logic state whenever the differential any time instant. The speed of change is limited only by the intrinsic comparator response. On the other hand, *discretetime* (DT) comparators operate in *synchronization* with a step transition at $x = 0$, as Fig. 2(a) illustrates. On the other clock signal. They respond only at some prescribed time inter- hand, ideally the transitions between the two output states vals (called *compare*, or active, intervals), whereas others should happen *instantaneously* follo (called *reset*, or strobe, intervals) are used to establish initial sign of $x(t)$, also illustrated in Fig. 2(a). conditions. In many applications synchronization is imposed Let us focus on voltage comparators. Ideal voltage comparby system-level timing considerations. But, even when syn- ators have the following features: chronization is not mandatory, DT operation can be used for error correction. On the other hand, although DT comparator • infinitely large voltage *gain* [equivalently, infinitely speed is limited by clock frequency, proper architectures en- small transition region between the output states, or the able operation in the video range and above. Overall re-
sponses faster than with CT comparators might even be
a sone input offert values (meaning that the transit

sponses faster than with CT comparators might even be
achieved through proper design.
Comparators are the basic building blocks of analog-to-dig-
ital converters. Hence they are crucial components for realiz-
ital convert areas as signal and function generation (3), digital communi- • infinitely large input *impedance* and unlimited driving cations (4), or artificial neural networks (5), among others. capability at the output node Because in these applications the prevalent trend is towards microelectronic realizations, this article emphasizes those is- Correspondingly, ideal current comparators must have infisues related to the realization of comparators as integrated nitely large *transimpedance* gain, zero input offset current, circuit components. There are also a few extensions of the zero delay, infinitely large range for the common-mode input basic comparator concept of Eq. (1) which further increase the current, zero input impedance, and unlimited driving capabilscope of comparator application. Figure 1 shows transfer ity at the output node. characteristics for some typical extensions, namely: the *hys-* There is no practical voltage or current comparator circuit

 $\Gamma_{\scriptscriptstyle{\text{L}}}$. On the other hand, once the output is in the low state, it remains there whenever the input remains smaller than Γ_{H} .), the *window* comparator [Fig. or smaller than such reference. 1(b)], and the *M-ary* (multilevel) comparator [Fig. 1(c)] not

 $-E_{\text{SL}}$ and E_{SH} are *saturation* levels for the output signal. The Another criterion for classifying comparators is their oper- interval defined by these levels is usually wider than that de- $-x(t)$ is positive, and at the low logic state otherwise. Thus, the ideal *transfer characteristic* exhibits a should happen *instantaneously* following any change of the

-
-
-
-
-

teresis comparator [Fig. 1(a)] (This device has memory. Once capable of realizing all of these ideal features. Actual com-

parator behavior deviates from the ideal comparator illus- **Nonideal Comparator Behavior and Comparator Specification** trated in Fig. 2(a). Depending on how large the deviations consider the input waveform shown in Fig. 2(b) whose sign
are, comparator circuits may qualify for some applications changes at the time instants T_1 , T_2 , T

and not for others. Thus, comparator users should quantify shows the corresponding ideal output waveform. On the other
the maximum allowed deviations through a proper set of spec-
hand. Figs. $2(f)$ –(h) show erroneous wave the maximum allowed deviations through a proper set of *spec-* hand, Figs. 2(f)–(h) show erroneous waveforms. To under-
ification parameters, and comparator designers should try to stand the causes and meaning of these e stand the causes and meaning of these errors, first let us asfulfill these specifications when implementing a comparator sume that the instantaneous transient response feature is recircuit. tained. Then the error sources are comparator *finite gain* and

transfer characteristic of Fig. 2(c), whose transition region instant where the output reaches the corresponding re- (shaded in the figure) is not abrupt. Because the input values storing logic level [see Fig. 2(i)]. For completeness, the inside this transition region are not large enough to drive the rise T_R and fall T_F times might also be considered. As is output voltage to a logical state, their sign is not correctly conventional in digital circuits, they are defined as the coded, as Fig. 2(f) shows. For simplicity, it has been assumed time between 10% and 90% of the total output swing. that this transition region is symmetrical around the origin r_A (*amplification time*) defined as the time needed for the (equivalently, the central piece of the transfer characteristic output to reach a restoring logic is linear and $E_{\text{OH}} = E_{\text{OL}}$). However, in the more general case, steady state at the central point of the characteristics
this symmetry constraint should be removed for proper and following the application of an overd this symmetry constraint should be removed for proper and following the application of an overdrive with ampli-
analysis.
 $t_{\text{t}} = |F_{\text{cs}}| + \Lambda_{\text{c}}$ [see Fig. 2(i)] Generally this time

crossing is shifted to E_{OS} . Consequently, sign codification is following expression: incorrect for all positive levels smaller than $E_{\text{OS}} + \Delta_{\text{S}}$, as illustrated in Fig. $2(g)$. Now assume that the gain is infinite and the input offset is zero. Then errors may appear because the intrinsic transient comparator response. Because the com-

- teristics. This is closely related to the *static gain* $k_s \approx$ tion and speed, that is, the smaller I_A , the smaller the $(E_{OH} + E_{OL})/(2\Delta_s)$. The larger this gain, the smaller Δ_s , dynamic gain, and hence, the less sensi speaking and because $E_{\text{OH}} \neq E_{\text{OL}}$, two different incremensions $\Delta_{S_{\pm}}$ and other for negative excursions $\Delta_{S_{\pm}}$. However,
- E_{OS} (input offset) defined as the input level required to
set the output voltage at the central point of the transfer
characteristics.
Commonly, timing parameters for falling edges differ from

$$
\xi_{\rm S} = |E_{\rm OS}| + \Delta_{\rm S} \tag{2}
$$

a random variable. For any input level inside the interval $[-\xi_{\rm s}, \xi_{\rm s}]$ the comparator digital output state is uncertain. On the other hand, any input level outside this interval is called **ONE-STEP VOLTAGE COMPARATORS** an *overdrive.* The overdrive variable measures how far from this interval the actual input is: $|x_{\text{ovd}}| = |x| -$

S. Interval the actual liput is. $\mu_{\text{ovd}} = |\mu| - g_s$.
Parameters used to characterize the comparator transient **Concept and Circuits** operation include the following: $Equation (1)$ and the transfer characteristics of Figs. 2(a), (c),

either at $E_{\rm SH}$ or at $-E_{\rm SL}$, and to start evolving to the other

offset. First consider the effect of finite gain. It results in the terval between the falling/rising input edge and the

output to reach a restoring logic level, starting from analysis. tude $\xi_{\text{D}} = |\vec{E}_{\text{OS}}| + |\vec{\Delta}_{\text{D}}|$ [see Fig. 2(j)]. Generally this time Now consider the added influence of input offset voltage. differs for positive and negative excursions. For simplic-
Figure 2(d) shows the transfer characteristics where the zero ity we assume full symmetry and calculate ity we assume full symmetry and calculate T_A from the

$$
E_{\text{OH}} = y(t)|_{t=T_{\text{A}}} = \frac{y(t)|_{t=T_{\text{A}}}}{\Delta_{\text{D}}} \Delta_{\text{D}} \equiv k_{\text{D}} \Delta_{\text{D}}
$$
(3)

parator takes a finite time to react to the input changes, the
comparator output may be unable to follow the fastest input
transitions, as illustrated in Fig. 2(h) for the input change
at T_2 .
The errors due to nonideal • $\Delta_{\rm S}$ (incremental static sensitivity) defined as the input in-
crease (decrease) needed to drive the output voltage to
 $E_{\rm OH}$ (- $E_{\rm OL}$) from the central point of the transfer charaction and speed, that is, the

tal sensitivities should be defined, one for positive excur-
Because discrete-time comparators are driven to their central point during the reset phase, the amplification time is particfor simplicity both are considered equal. ularly pertinent for them. It is complemented with the *reset* F_n (innut of the distribution of the simulated equal) is the simulated to simulate the simulated term in the simula

From these parameters, the comparator *static resolution* is those for rising edges. To distinguish between rise and fall parameters, and comparator state resolution is
parameters, an additional subscript, "r" for rising and "f" for
calculated as falling, is used with T_{D} , T_{C} , T_{A} , and T_{R} . Thus, T_{Ar} denotes the amplification time for a rising edge. On the other hand, because the output waveform depends on the input signal level, where the modulus is used because the offset is essentially this level should be indicated when specifying delay, compari-
a random variable. For any input level inside the interval son, and amplification times.

and (d) show that the voltage comparator function consists of • T_D (*delay time*) defined as the time required for the com- amplifying a voltage difference while it is transmitted from parator output voltage to emerge from a saturated state, input to output. There are several circuit architectures for achieving this. Each one features different properties for after a falling/rising input edge among two overdrive lev- static and dynamic behavior. Figure 3(a) shows the symbol, els [see Fig. 2(i)]. A closely related figure is the T_c ($re-$ and Fig. 3(b) shows a first-order behavioral model for the sim*sponse, or comparison time*), which measures the time in- plest architecture. Such a model is representative of a wide

(**d**)

(**f**)

ψ

 M_P

 x_{-} o- $\left|\sum_{N} M_{N}\right|$

 $\overline{}$ *y* $\overline{}$ *y*

x–

 M_{PB} $\begin{array}{|c|c|c|c|c|}\n\hline\nM_{PB} & M_{PB} \\
\hline\n\end{array}$

(**g**)

╬

 M_{N1} $\left|\left|\left|\right|\right|\right|$ M_{N1}

 M_{P1} M_{P1}

 \overline{P}

*I*B

 M_{CN}

Δ

 $\overline{\mathsf{M}_{C}}$

 V_{CP}

y

 $\overset{\bullet}{V}_{\text{CN}}$

 I_{B}

 M_{CP}

 M_{CN}

Figure 3. One-step voltage comparators.

 $x - 0$

Param. \rightarrow				
Structure	$g_{\scriptscriptstyle \rm m}$	$\delta_{\rm m}$	g_{o}	C_{\circ}
AOTAC			$\frac{I_{\rm B}}{2}\left(\frac{1}{V_{\rm ANd}}+\frac{1}{V_{\rm API}}\right)$	$C_{\rm L}$ + $n_{\rm Nd} W_{\rm Nd} C_{\rm GD0Nd}$ + $n_{\rm Pl} W_{\rm Pl} C_{\rm GDDPI}$
SOTAC			$\frac{I_{\rm B}}{2}\bigg(\frac{1}{V_{\rm ANI}}+\frac{1}{V_{\rm API2}}\bigg)$	$C_{\rm L}$ + $n_{\text{NI}}W_{\text{NI}}C_{\text{GDOM}}$ + $n_{\rm Pl2}W_{\rm Pl2}C_{\rm GD0PI2}$
	$\sqrt{2\frac{\beta_\mathrm{0Nd}}{n_\mathrm{Nd}}\bigg(\frac{W}{L}\bigg)_\mathrm{Nd}}I_\mathrm{B}.$	$n_{\rm Nd}I_{\rm B}$ $\sqrt{2\beta_{\text{OM}}\left(\frac{W}{L}\right)_{\text{NA}}}.$	$\frac{1}{4V_{\text{AN}}V_{\text{ACN}}} \sqrt{\frac{I_{\text{B}}^3}{2\frac{\beta_{\text{OCN}}}{n_{\text{CN}}}\left(\frac{W}{L}\right)_{\text{CM}}}}$	$C_{\rm L}$ +
FOTAC				$n_{\text{CN}}W_{\text{CN}}C_{\text{GDOCN}}$ +
			$\frac{1}{V_{\rm API}V_{\rm ACP}}\sqrt{\frac{I_{\rm B}^3}{2\frac{\beta_{\rm OCP}}{n_{\rm CD}}\left(\frac{W}{L}\right)_{\rm CP}}}$	$n_{\text{CP}}W_{\text{CP}}C_{\text{GDOCP}}$
FDPC			$\frac{I_{\rm B}}{2}\left(\frac{1}{V_{\rm ANd}}+\frac{1}{V_{\rm API}}\right)$	$C_{\rm L}$ + $n_{\rm Nd} W_{\rm Nd} C_{\rm GDONd}$ + $n_{\rm Pl}W_{\rm Pl}C_{\rm GD0PI}$
CInvC	$2\sqrt{\frac{\beta_{\rm 0N}}{n_{\rm N}}}\bigg(\frac{W}{L}\bigg)_{\rm N} I_{\rm Q}$		$I_{\mathrm{Q}}\left(\frac{1}{V_{\mathrm{AN}}}+\frac{1}{V_{\mathrm{AP}}}\right)$	$C_{\rm L}$ + $n_N W_{\rm N} C_{\rm GDM}$ +
	$+\frac{1}{2\sqrt{\frac{\beta_{0\text{P}}}{n_\text{P}}\left(\frac{W}{L}\right)_{\text{P}}}I_{\text{Q}}}$	Not applicable		$n_{\rm P}W_{\rm P}C_{\rm GD0P}$
InvC	$2\sqrt{\frac{\beta_{\rm 0,N}}{n_{\rm N}}}\bigg(\frac{W}{L}\bigg)_{\rm N}I_{\rm B}$		$I_{\rm B}\left(\frac{1}{V_{\rm AN}}+\frac{1}{V_{\rm APB}}\right)$	$C_{\rm L}$ + $n_N W_{\rm N} C_{\rm GDM}$ + $n_{\rm PB}W_{\rm PB}C_{\rm GDOPB}$

Table 1. Model Parameters of One-Step CMOS Comparator Structures

MOSTs. Simplified MOST model).

tance $r_{\rm o}\,=\,g_{\rm o}^{-1}$ that $\left| \delta_{\rm m}({g}_{\rm m}^{} /{g}_{\rm o}) \right|$

practice through a differential pair [Fig. 3(d)] shows realiza- ble 1 shows the corresponding model parameter expressions. tions using MOSTs and BJTs, respectively) (7). With small In some applications it is also possible to use logic invertvariations of the differential input voltage $x = x_+ - x_$ the quiescent point (defined by $x_+ = x_- = 0$), these pairs produce incremental currents $\Delta i_{+} = -\Delta i_{-}$ hand, large values of x produce saturated transconductor model parameter expressions. These structures have only the characteristics similar to those in Fig. 3(b). The resistor of Fig. 3(b) is commonly built by using an active-load transistorbased configuration. Figures $3(e)$ – (g) show three CMOS alternatives (7). By connecting each of these active loads to the CMOS differential pair of Fig. 3(d), three one-step CMOS comparator structures are obtained, called, respectively, AO-TAC [Fig. 3(e)], SOTAC [Fig. 3(f)] and FOTAC [Fig. 3(g)]. For purposes of illustration, the first three rows in Table 1 includes expressions for the pertinent model parameters of these one-step comparators as functions of the transistor sizes, the large-signal MOST transconductance density β_0 ,

catalog of circuit implementations, using either BJTs or and the zero-bias threshold voltage V_{T0} (see Appendix I for a

The model of Fig. 3(b) consists of connecting a transcon- Some practical one-step comparators provide a differential ductor and a resistor, plus a capacitor to represent the un- output voltage given as the difference between the voltages at avoidable parasitic dynamics, and obtains the voltage gain in the output terminals of symmetrically loaded differential a single step, as the product of transconductance g_m and resis- pairs. In such cases the differential-pair bias current (henceforth called tail current) must be controlled through feedback transfer characteristic of Fig. 3(c) where it has been assumed circuitry to stabilize and set the quiescent value of the common-mode output voltage (8). Figure 3(h), where the commonhaved practical circuits. The mode regulation circuitry has not been included, shows a The transconductor of Fig. 3(b) is commonly realized in CMOS circuit realization called FDPC. The fourth row in Ta-

> ers as one-step comparators. Figures $3(i)$ and (j) show two $CMOS$ examples (9), called $CInvC$ and $InvC$, respectively. The fifth and sixth rows in Table 1 contain their corresponding negative input $x_$ accessible, whereas the positive input x_+ is set to an internal reference given approximately by

$$
x_{+} \equiv E \approx \frac{\sqrt{\frac{\beta_{\rm P}}{n_{\rm P}}}(V_{\rm DD} - |V_{\rm TOP}|) + \sqrt{\frac{\beta_{\rm N}}{n_{\rm N}}}(V_{\rm SS} + V_{\rm TON})}{\sqrt{\frac{\beta_{\rm P}}{n_{\rm P}} + \sqrt{\frac{\beta_{\rm N}}{n_{\rm N}}}}}
$$
 for CInvC

$$
x_{+} \equiv E \approx V_{\rm SS} + V_{\rm TON} + \sqrt{\frac{n_{\rm N}I_{\rm B}}{n_{\rm S}}}
$$
 for InvC (4)

 $\beta_{\rm N}$

lated comparators. They are used mostly as components of possible to assume $T_A \ll \tau_0$, Eq. (6) cannot be approximated, multistage comparator architectures. and the resolution for speed tradeoff is given by

Static and Dynamic Gain in One-Step Comparators

The static resolution of the one-step comparator is given by

$$
\xi_{\rm S} \approx |E_{\rm OS}| + \frac{E_{\rm OH}}{k_{\rm S}} = |E_{\rm OS}| + E_{\rm OH} \frac{g_{\rm o}}{g_{\rm m}}
$$
 (5)

amount of voltage gain which can be realistically built into a the amplification time needed to obtain such limiting sensitivsingle step. It depends on technology, circuit structure, and ity; transistor sizes. The FOTAC can obtain up to around $10⁵$, whereas the others obtain smaller gain values. For such mewhereas the others obtain smaller gain values, For such me-
dium-to-large gain values, say $k_s > 10^3$, the static resolution $\left(\frac{T_A}{T_B}\right) = A_0$ is basically constrained by the offset voltage, whereas the con-

straint imposed by the gain dominates for lower values of k_s .

Now let us consider the dynamic resolution. Assume that

the capacitor in the model of Fig. 3(b) is discharged at $t = 0$

and consider a unit-step excitatio

$$
y(t) = \Delta_{\text{D}} \frac{g_{\text{m}}}{g_{\text{o}}} \left(1 - e^{-\frac{t}{\tau_{\text{o}}}} \right) \qquad \text{, where } \tau_{\text{o}} \equiv \frac{C_{\text{o}}}{g_{\text{o}}} \tag{6}
$$

 $\Delta_{\rm D}$ must be larger than $\Delta_{\rm S}$ for monotonic comparator re-
within 1%, Eq. (11) yields $T_A \approx 92 \mu s$. sponses. Here it is assumed that $\Delta_{\rm D} \ge \Delta_{\rm S}$, so that $\Delta_{\rm D}(g_{\rm m}/g_{\rm o})$ E_{OH} . This means that the output reaches the restoring level **Overdrive Recovery and Comparison** E_{OH} in a small fraction of τ_{0} and, hence, Eq. (6) can be series- **Time in One-Step Comparators** expanded and approximated to obtain the following expres-
sions for the output waveform and the amplification time:
applying the input, characterization of the comparator tran-

$$
y(t) \simeq \Delta_{\rm D} \frac{g_{\rm m}}{g_{\rm o}} \frac{t}{\tau_{\rm o}} \bigg|_{t \le T_{\rm A}} \equiv \Delta_{\rm D} \frac{t}{\tau_{\rm u}} \bigg|_{t \le T_{\rm A}} \tag{7}
$$

where $\tau_u \equiv C_o/g_m$ is the *unitary time constant* of the amplifier.
From here and Eq. (3), the amplification time and dynamic
resolution, respectively, are given by

$$
T_{\rm A} = \tau_{\rm u} \, \frac{E_{\rm OH}}{\Delta_{\rm D}}
$$

and

$$
\xi_{\rm D} = |E_{\rm OS}| + \frac{E_{\rm OH}}{k_{\rm D}} \approx |E_{\rm OS}| + E_{\rm OH} \frac{\tau_{\rm u}}{T_{\rm A}}
$$
(8)

$$
\Delta_{\rm D} \left(\frac{T_{\rm A}}{\tau_{\rm u}} \right) \approx E_{\rm OH} \tag{9}
$$

The curve labeled $N = 1$ in Fig. 6(a) illustrates this tradeoff limiting sensitivity: for a typical $E_{OH} = 1$ V. Because practical applications require $\Delta_{\rm D} \ll E_{\rm OH}$, this curve and Eq. (8) show that $T_{\rm A} \gg \tau_{\rm u}$, meaning that the comparator is much slower than the underlying voltage amplifier.

same rate. On the other hand, the comparator becomes in- needed to approach the resolution limit within 1%, slightly creasingly slower as the input approaches the static resolu- larger than $T_A \approx 92 \mu s$ obtained from Eq. (11).

This feature constrains the usefulness of these circuits as iso-
tion limit, that is, as $\Delta_D \rightarrow \Delta_S = E_{OH}/k_S$. Because then it is not

$$
\Delta_{\rm D} \left(\frac{T_{\rm A}}{\tau_{\rm u}} \right) = E_{\rm OH} \left[\left(\frac{k_{\rm S} \Delta_{\rm D}}{E_{\rm OH}} \right) \ln \frac{1}{1 - \frac{1}{k_{\rm S}} \frac{E_{\rm OH}}{\Delta_{\rm D}}} \right]
$$
(10)

Consider $\Delta_{\rm D} \approx \Delta_{\rm S}(1 + \epsilon)$ with $\epsilon \ll 1$. Equation (10) can be Hence, it is limited by the input offset voltage and by the simplified to obtain a relationship between the static gain and

$$
\left(\frac{T_{\rm A}}{\tau_{\rm u}}\right) = A_0 \ln\left(\frac{1}{\epsilon}\right) \tag{11}
$$

 $\frac{1}{2}$ is the three thrown constraints region. The surface with $k_s = 2 \times 10^3$, $\tau_u =$
form is given by $10 \text{ ns and } E_{\text{OH}} = 1 \text{ V}$, such that $\Delta_D \times T_A \approx 10^{-8} \text{ V}$ s. Thus, $\Delta_{\rm D}$ = 10 mV requires from Eq. (9), that $T_A \approx 1 \,\mu$ s, and $\Delta_{\rm D}$ = 1 mV requires from Eq. (10) that $T_A \approx 14 \mu s$. On the other hand, if the static resolution limit has to be approached

sient requires calculating the delay and comparison times. For the purpose consider that the output is saturated because of an overdrive and that an opposite overdrive of amplitude $\Delta_{\rm D}$ is applied at $t = 0$. Let us assume that $y(0) = -E_{\rm SL}$. The

$$
\frac{T_{\rm C}}{\tau_{\rm u}} = k_{\rm S} \ln \frac{\left(1 + \frac{1}{k_{\rm S}} \frac{E_{\rm SL}}{\Delta_{\rm D}}\right)}{1 - \frac{1}{k_{\rm S}} \frac{E_{\rm OH}}{\Delta_{\rm D}}}
$$
(12)

For $k_{\rm s}\Delta_{\rm D} \gg E_{\rm OH}$ and $E_{\rm SL}$ and assuming $E_{\rm OH} \approx E_{\rm SL}$, this equation implies a resolution for speed tradeoff similar to that in Eq. (9): $\Delta_{\rm D} \times (T_{\rm C}/\tau_{\rm u}) \approx 2E_{\rm OH}$. On the other hand, in the worst case which highlights a *tradeoff* between *resolution and speed*: when the comparator is used close to the static resolution limit so that $\Delta_{\rm D} \approx \Delta_{\rm S}(1 + \epsilon)$ with $\epsilon \ll 1$, Eq. (12) can be simplified to give the following fundamental relationship between static gain A_0 and the comparison time required to attain such

$$
\left(\frac{T_{\rm C}}{\tau_{\rm u}}\right) = A_0 \ln\left(\frac{2}{\epsilon}\right) \tag{13}
$$

As $\Delta_{\rm D}$ decreases, Eq. (9) shows that T_A increases at the Assuming that $A_0 = 2 \times 10^3$ and $\tau_u = 10$ ns, $T_C \approx 106 \,\mu s$ is

The Offset Problem

As already mentioned, the input offset voltage E_{OS} poses an important constraint on one-step comparator performance. This nonideal feature reflects a lack of symmetry and has two different components. *Deterministic offset* is caused by asymmetries of the comparator circuit structure itself. For instance, the FDPC structure of Fig. 3(h) is symmetrical, whereas the AOTAC structure formed by connecting the MOS to obtain $|E_{OS}| = |E_{OS}|_{DD} + |E_{OS}|_{AL}$.
differential pair of Fig. 3(d) and the active load of Fig. 3(a) is Equations (14), (15), and (16) suggest that E_{OS} can be re However, because Y_{φ} , in the worst case, is of the same order
of magnitude as E_{OH} , the deterministic offset component is overcome by adding offset-cancellation cricuity, by which
of magnitude as E_{OH} , the

$$
\sigma^2(\Delta V_{\text{T0}}) \approx \frac{\alpha_{V_{\text{T0}}}}{WL}
$$

$$
\sigma^2 \left(\frac{\Delta \beta_0}{\beta_0} \right) \approx \frac{\alpha_{\beta_0}^2}{WL}
$$
 and the t
such that

where *W* and *L* are the channel width and length, respectively, $\alpha_{V_{\tau_0}}^2$ and $\alpha_{\beta_0}^2$ are technological constants, and $\Delta \beta_0/\beta_0$ de-
where E_{0}^{∞} $0.5~\mu{\rm m}$ technology are $\alpha_{V_{\rm T0}}^2 \approx 10^{-5}~{\rm V^2\mu m^2}$ and $\alpha_{\beta_{0}}^2 \approx 10^{-4}~\mu{\rm m^2}$ their currents different for $x_+ = x_+$, and a voltage difference

$$
E_{\text{OS}}|_{\text{DP}} \approx \Delta V_{\text{T0Nd}} + \sqrt{\frac{I_{\text{B}}}{8\beta_{\text{Nd}}}} \left(\frac{\Delta\beta_0}{\beta_0}\right)_{\text{Nd}}
$$

$$
= \Delta V_{\text{T0Nd}} + \frac{I_{\text{B}}}{2} \frac{1}{g_{\text{m}}} \left(\frac{\Delta\beta_0}{\beta_0}\right)_{\text{Nd}}
$$
(15)

has to be applied to equalize these currents. Another voltage ous-time operation. difference $E_{\text{OS}}|_{\text{AL}}$ has to be added to this to compensate for the Self-adjusting comparators are not easy to design and are

OFFSET CANCELLATION IN ONE-STEP COMPARATORS AOTAC and the FDPC structures, this latter input offset component is calculated as

$$
E_{\text{OS}}|_{\text{AL}} \approx \Delta V_{\text{TOPI}} \sqrt{\frac{\beta_{\text{Pl}}}{\beta_{\text{Nd}}}} + \sqrt{\frac{I_{\text{B}}}{8\beta_{\text{Nd}}}} \left(\frac{\Delta \beta_0}{\beta_0}\right)_{\text{Pl}}
$$

$$
= \Delta V_{\text{TOPI}} \sqrt{\frac{\beta_{\text{Pl}}}{\beta_{\text{Nd}}}} + \frac{I_{\text{B}}}{2} \frac{1}{g_{\text{m}}} \left(\frac{\Delta \beta_0}{\beta_0}\right)_{\text{Pl}}
$$
(16)

 $E_{\text{os}}|=|E_{\text{os}}|_{\text{DP}}+|E_{\text{os}}|_{\text{AL}}.$

differential pair of Fig. 3(d) and the active load of Fig. 3(e) is
asymmetric. Consequently, the output voltage at the quies-
cent point Y_Q is typically nonnull, thus making $E_{OS} = Y_Q/k_S$.
However hecause Y_{\cdot} in the w

log storage capabilities of floating-gate MOSTs (12,13).

Another common offset cancellation technique uses additional components controlled through a nulling port. Figure 4(a) illustrates this technique for the SOTAC comparator. Note that a differential pair controlled by the voltages z_{os+} and $z_{\text{os}-}$ has been added to the uncompensated structure (drawn with solid black lines). Mismatch-induced current unbalances are compensated for by setting these control voltages and the transconductance of the additional differential pair

$$
g_{\text{mos}}(z_{\text{os}+} - z_{\text{os}-} - E_{\text{OS}}^{\text{os}}) = E_{\text{OS}}g_{\text{m}}
$$
(17)

Every, av_{τ_0} and α_{β_0} are technological constants, and $\Delta p_0/p_0$ de-
notes percentage variations. There is at least one additional
term due to the separation between transistors, but this can
be attenuated thro cal characterization values for the parameters of Eq. (4) in a
0.5 μ m technology are $\alpha_{V_{\rm T}}^2 \approx 10^{-5} \text{ V}^2 \mu \text{m}^2$ and $\alpha_{\beta_0}^2 \approx 10^{-4} \mu \text{m}^2$.
In the case of the MOST differential pair of Fig. 3(d), rand In the case of the MOST differential pair of Fig. 3(d), random erating modes. During the *calibration mode*, switches labeled mismatches between the two transistors labeled N_{N1} render S_{N1} are ON and those labeled S_{cal} are ON and those labeled S_{com} are OFF. Thus the nulling control voltage is generated by the control loop and stored in given by memory. Then, during the *comparison mode* the circuit features the comparator operation with reduced offset. Alternative implementations of the control loop reported in technical literature use either fully analog control loops or mixed analog/digital control loops and feature offset voltages between 40 μ V and 120 μ V over a 120°C temperature range (11,14,15). Although this offset cancellation technique involves synchronization, careful design may enlarge the time interval between calibration events to enable quasi-continu-

asymmetries in the active-load circuitry. In the case of the area-intensive. Thus they are especially suitable for large cir-

(**b**)

Offset Compensation Using Dynamic Techniques

The Self-Biased Comparator Circuit. A simple, yet efficient
correction technique uses dynamic self-biasing to extract the
offset and offset storage to annul their influence $(16,17)$. Fig-
offset and offset storage to ann ure 4(c) shows the corresponding circuit, consisting of an uncompensated comparator (its offset has been represented through a separate voltage source for enhanced clarity) plus three clocked analog switches and a capacitor. The circuit requires two *nonoverlapping* clocks, as indicated in the figure.

While φ_r is at the high-state and correspondingly φ_s is at the low-state, switches controlled by the latter clock are ON, and the others are OFF. Thus, the amplifier is shorted, and switch channel while it is ON during the reset phase, and *t* is hence its output voltage evolves toward a steady state *x*a-- $E_{\text{OS}}(1 + k_{\text{S}}^{1})^{-1}$ defined by the intersection of the amplifier -happens. This expression shows the residual offset transfer characteristics and the bisecting line, as represented is not attenuated by comparator gain. If capacitance *C* is choin Fig. 4(d). Providing that the *reset* interval is long enough sen very small, this offset may become larger than the origifor the transient to vanish, capacitor *C* is charged at a volt- nal offset. Small values of this capacitance also may result in $\text{age } v_{\text{Cr}} = x_{+} - x_{\text{a-}} |_{r}.$ Note that for $k_{\text{S}} \geq 1, x_{\text{a-}} |_{r}.$ during the reset phase the negative plate of the capacitor [last term in Eq. (20)], and hence producing additional resolusamples a voltage very close to the offset. tion degradation.

During the subsequent *active* time interval, φ _r goes low, φ _s goes high, and *C* keeps its charge because the current flow is blocked. Thus, the comparator input $x_a \equiv x_{a+} - x_{a-}$ to a steady state $x_a = E_{OS} - (x_- - v_{Cr}) = E_{OS} - x_{a-|r} + (x_+$ $x₋$) where the offset is substracted from its previous sample.

$$
\xi_{\rm S} \approx \frac{|E_{\rm OS}|}{1 + k_{\rm S}} + \frac{E_{\rm OH}}{k_{\rm S}} = \frac{|E_{\rm OS}|}{1 + g_{\rm m}/g_{\rm o}} + E_{\rm OH} \frac{g_{\rm o}}{g_{\rm m}} \tag{18}
$$

of an inverting transfer characteristic during reset intervals tion levels. Let us assume that $y(0) = E_{\text{OH}}$. From this value, also be applied to single-ended amplifiers. Figure 4(e) shows through a second transient which is dominated by comparator

$$
y \approx k_{\rm S} \left(x_+ - x_- + \frac{E}{1 + k_{\rm S}} \right) \tag{19}
$$

where E is the intrinsic reference voltage of the single-ended amplifier, given by Eq. (4). Although the underlying amplifier is single-ended, dynamic biasing renders it capable of hand- given by ing a differential input which may be of interest for practical applications. $T_{\rm R} \approx \frac{E_{\rm OH} - \delta_{\rm m}}{s}$

Residual Offset and Gain Degradation in Self-Biased Comparators. There are several second-order phenomena that modify Δx_a - remains as a residual offset after cancellation. For the the voltage stored at node x_a - and consequently degrade the typical values of $k_s = 2 \times 10^3$, the voltage stored at node $x_{\text{a-}}$ and consequently degrade the typical values of $k_{\text{S}} = 2 \times 10^3$, $\tau_{\text{u}} = 10$ ns, $E_{\text{OH}} = 1$ V and static resolution of self-biased comparators. The most impor- $\delta_m = 250$ mV, Eq. (21) yields $T_R \approx 8.5$ μ s for a 1 mV residual tant among them take place during the ON \rightarrow OFF transition offset. This time is smaller than the amplification time ($T_A \approx$ of the reset feedback switch, namely feedthrough of the clock 14 μ s) required to obtain Δ_D of the reset feedback switch, namely feedthrough of the clock signal that controls this switch and injection of its channel charge. They make the voltage stored at note x_{a-} exhibit a step during this transition so that its value in the active Figure 4(c) employs offset storage at the comparator input phase differs from that stored during the reset phase, that is, node. Alternatively, offset can be compensated for by storing $x_{\rm a}$ - $\vert_{\rm a} \approx x_{\rm a}$ - $\vert_{\rm r} - \Delta x_{\rm a}$ -

cuits where the correction circuitry is shared by many com- continues degrading due to leakage current. Figure 4(f) is a parators. simplified model for evaluating all of these degradations. In addition to the nominal capacitor *C* this model includes a parasitic capacitor between node x_{a-} and ground and another parasitic capacitor between node x_{a-} and the feedback switch

$$
\xi_{\rm S} \approx |V_{\rm CH} + V_{\rm CL}| \frac{C_{\rm ov}}{C} + \frac{|q_{\rm ch}|}{C} + \frac{|I_{\rm leak}|}{C} t + \frac{|E_{\rm OS}|}{1 + k_{\rm S}} + \frac{E_{\rm OH}}{\alpha_{\rm C} k_{\rm S}}
$$

$$
\equiv |E_{\rm OSd}| + \frac{|E_{\rm OS}|}{1 + k_{\rm S}} + \frac{E_{\rm OH}}{\alpha_{\rm C} k_{\rm S}}
$$
 (20)

 $C_{\rm C}$ = $C/(C + C_{\rm ov} + C_{\rm a-}), q_{\rm ch}$ is the charge built in the measured from the instant when the $ON \rightarrow OFF$ transition E_S^{-1} ⁻¹ defined by the intersection of the amplifier happens. This expression shows the residual offset $|E_{\text{Osd}}|$ that $r_{\rm c}\approx E_{\rm OS}$. Hence, small values of $\alpha_{\rm C}$, thus increasing the incremental sensitivity

Transient Behavior and Dynamic Resolution in Self-Biased Comparators. The calculations for amplification time apply to the active phase of self-biased comparators and show the resolu $x₋$) where the offset is substracted from its previous sample. tion for speed tradeoff in Eq. (10) already discussed. On the The following static resolution expression results:
the pand, the transients during the re other hand, the transients during the reset phase arise from another tradeoff related to the onset of an additional residual $\xi_{\rm S} \approx \frac{|E_{\rm OS}|}{1+k_{\rm S}} + \frac{E_{\rm OH}}{k_{\rm S}} = \frac{|E_{\rm OS}|}{1+g_{\rm m}/g_{\rm o}} + E_{\rm OH} \frac{g_{\rm o}}{g_{\rm m}}$ (18) offset component. The dynamic behavior within the reset phase can be calculated using the model of Fig. 3(b). Two different transients are observed. First of all there is a very fast which shows that the offset error is smaller by a factor $1 + \text{charge redistribution transient, dominated by the ON resist}$ k_S tances of the switches. The output value $y(0)$ at the end of k_S tances of the switches. The output value $y(0)$ at the end of This procedure of dynamically sampling the "central" point this transient, in the worst case, is equal to one of the saturaand substracting it from the input during active intervals can the output evolves toward the steady state at $E_{0S}(1 + k_5^{-1})^{-1}$ the CInvC circuit which yields dynamics. Figure 4(g) provides a global view of this second transient. It consists of a nonlinear part, where the transconductor is in the saturation region and y evolves from $y(0)$ to δ_m with a fixed slew-rate δ_m/τ_u , followed by a linear segment where the evolution is realized with time constant $\tau_{ur} = (C +$ $C_{a-} + C_{o}/(g_m + g_o) \approx C/g_m \equiv \tau_u$. Thus, the *reset time* needed to reach a final value larger than the steady state by Δx_{a-} is

$$
T_{\rm R} \approx \frac{E_{\rm OH} - \delta_{\rm m}}{\delta_{\rm m}} \tau_u + \tau_{\rm u} \ln \left(\frac{\delta_{\rm m}}{\Delta x_{\rm a-}} \right) \tag{21}
$$

 Δx _a- remains as a residual offset after cancellation. For the

Offset Cancellation Through Storage at the Output Node. it at the output node. Such storage can be realized in either the voltage or the current domain. Figures 4(h) and (i) show As for the one-step comparator [see Eq. (9)], Eq. (25) yields the corresponding circuits. $T_A > \tau_{\text{u}}$ for the practical case where $\Delta_{\text{D}} < E_{\text{OH}}$. However, be-

The resolution for speed tradeoff of one-step voltage compara- for the one-step.
tors is improved by using a multistep architecture (18.19) Figure $6(a)$ d tors is improved by using a multistep architecture (18,19) Figure 6(a) depicts T_A/τ_u as a function of Δ_D for different similar to the strategy used to enhance the voltage gain of values of N and $E_{\text{ou}} = 1$ V. Figur stages. These stages are different in the more general case. A this optimum number is given by (19), structure typically found in practice is a differential one-step comparator at the front-end and single-ended inverters in the $N_{\text{opt}} \approx 1.1 \ln \left(\frac{E_{\text{OH}}}{\Delta_{\text{D}}} \right) + 0.7$
rest of the chain, as shown in Fig. 5(b) (21). However, for improved clarity in presenting the architectural principles, it will be assumed that the cascade is formed of N identical stages [see Fig. 5(a)], each having gain $k_S = g_m/g_o$ and time by using $N = 6$. Using either less or more stages in the casconstant $\tau_{\rm o} = C_{\rm o}/g_{\rm o}$. Hence the static resolution is given by cade yields slower operation.

$$
\xi_{\rm S} \approx |E_{\rm OS}| + E_{\rm OH} \left(\frac{g_{\rm o}}{g_{\rm m}}\right)^N \tag{22}
$$

$$
Y(s) = \left(\frac{k_{\rm S}}{1 + s\tau_0}\right)^N \frac{\Delta_{\rm D}}{s} \tag{23}
$$

Assuming that $\Delta_{D}(g_{m}/g_{0})^{N} \gg E_{OH}$, $T_{A} \ll \tau_{0}$, and hence Eq. (23)
simplifies $Y(s) \simeq \Delta_{D}/(s^{N+1}\tau_{0}^{N})$. From here the output waveform
and T_{A} , respectively, are given by

$$
y(t) \approx \frac{\Delta_{\rm D}}{\tau_{\rm u}^N} \frac{1}{N!} t^N
$$

$$
T_{\rm A} \approx \tau_{\rm u} \left(\frac{E_{\rm OH}}{\Delta_{\rm D}} N! \right)^{1/N} \tag{24}
$$

$$
\xi_{\rm D} \approx |E_{\rm OS}| + E_{\rm OH} N! \, \left(\frac{\tau_{\rm u}}{T_{\rm A}}\right)^N
$$

$$
\Delta_{\rm D} \left(\frac{T_{\rm A}}{\tau_{\rm u}} \right)^N \approx N! E_{\rm OH} \tag{25}
$$

cause of the potential dependence on *N*, the multistep archi-**MULTISTEP VOLTAGE COMPARATORS** tecture yields smaller values of T_A for any Δ_D such that $\Delta_D < (E_{OH}/2)$. For instance, for $\tau_u = 10$ ns, $E_{OH} = 1$ V and $\Delta_D = 10$ **Static and Dynamic Gain 141 ns** mV , Eq. (24) yields $T_A \approx 141 \text{ ns for } N = 2$, $T_A \approx 65 \text{ ns for } N = 141 \text{ ns for } N = 2$, $T_A \approx 65 \text{ ns for } N = 141 \text{ ns for } N = 2$, $T_A \approx 65 \text{ ns for } N = 2$, $T_A \approx 65 \text{ ns for } N = 2$, $T_A \approx 65 \text{ ns for } N = 2$, $T_A \approx$

similar to the strategy used to enhance the voltage gain of values of *N* and $E_{\text{OH}} = 1$ V. Figure 6(b) is an enlargement of operational voltage amplifiers (20). Such a multistep architectories the previous diagram. It the previous diagram. It shows that for each Δ_D there is an ture consists of the cascade connection of several one-step optimum value of *N* that minimizes T_A . For $\Delta_D > (10^{-3}~E_{\rm OH})$

$$
N_{\rm opt} \approx 1.1 \ln \left(\frac{E_{\rm OH}}{\Delta_{\rm D}} \right) + 0.79 \tag{26}
$$

For instance, for $\Delta_{\rm D} \approx (10^{-2} E_{\rm OH})$, maximum speed is achieved

Offset Cancellation in Multistep Comparators

Dynamic self-biasing can also be applied to cancel the offset where $|E_{\text{OS}}|$ is the offset of the front-end stage at the cascade. $\frac{1}{2}$ of multistage comparators. However, the high-order dynamics where $|E_{08}|$ is the offset of the front-end stage at the cascade. Consequent is equation (22) shows that for a large enough value of N, the preclude direct feedback connection of the overall output node
Equation (22) sh next stage while the latter remains grounded, and hence the output remains unaltered. In this way only the residual offset of the last stage $|E_{\rm OSdN}|$ contributes to the output. Because this Assuming that $\Delta_{D}(g_m/g_o)^N \ge E_{OH}$, $T_A \ll \tau_o$, and hence Eq. (23) offset is amplified only by the last stage itself, whereas the assumption of the stages, the following expres-

$$
\psi(t) \approx \frac{\Delta_{\rm D}}{\tau^N} \frac{1}{N!} t^N \qquad (27)
$$

and **Overdrive Recovery and Delay Time in Multistep Voltage Comparators**

Transient characterization of multistep comparators for CT applications requires calculating delay and comparison times. and the expressions for the dynamic resolution and the reso-
lution for speed trade-off are
lution for speed trade-off are
lution for speed trade-off are
lution for speed trade-off are
lution for speed trade-off are
lutio overdrive of amplitude $\Delta_{\text{\tiny D}}$ very close to the static resolution limit is applied at $t = 0$. Assume, as for the calculation of comparison time in the one-step comparator, that $y(0) = E_{\text{SL}}$. During the transient evolution toward the steady-state, $y(\infty) = k_{\text{S}}^{\text{N}}\Delta_{\text{D}}$, each stage remains saturated and hence latent, while its input is smaller than $-E_{\text{SL}}/k_{\text{S}}$. Figures 5(d) and 5(e) show the transient waveforms for comparators with two and three stages, respectively.

Figure 6. Illustrating the resolution-speed tradeoff for different voltage comparators.

Two-Stage Comparator. First consider the two-stage compa- The comparison time is the instant at which $y(t) = E_{\text{OH}}$. rator whose waveforms are depicted in Fig. 5(d). The delay time is that invested by the first stage in delivering the voltage $-E_{\rm SL}/k_{\rm S}$. Because the transient at node y_1 is the first-order type, T_D is mathematically expressed similarly to Eq. (12):

$$
\frac{T_{\rm D}}{\tau_{\rm u}} = k_{\rm S} \ln \frac{1 + \frac{E_{\rm SL}}{k_{\rm S} \Delta_{\rm D}}}{1 + \frac{E_{\rm SL}}{k_{\rm S}^2 \Delta_{\rm D}}}
$$
(28)

$$
\frac{T_{\rm C}}{\tau_{\rm u}} \approx \frac{T_{\rm D}}{\tau_{\rm u}} + k_{\rm S} \sqrt{\frac{\frac{E_{\rm SL} + E_{\rm OH}}{k_{\rm S}^2 \Delta_{\rm D}}}{1 + \frac{E_{\rm SL}}{k_{\rm S}^2 \Delta_{\rm D}}}}\tag{31}
$$

Because $\Delta_{\rm D} \approx \Delta_{\rm S}$ and taking into account Eqs. (2) and (22), $k_{\text{S}}^2 \Delta_{\text{D}} \approx E_{\text{OH}}$. Thus, by assuming that $E_{\text{OH}} \approx E_{\text{SL}}$,

$$
\frac{T_{\rm D}}{\tau_{\rm u}} \approx k_{\rm S} \ln \frac{k_{\rm S}}{2}
$$

$$
\frac{T_{\rm C}}{\tau_{\rm u}} \approx \frac{T_{\rm D}}{\tau_{\rm u}} + k_{\rm S} \sqrt{2} \approx k_{\rm S} \left(\ln \frac{k_{\rm S}}{2} + \sqrt{2} \right) \tag{32}
$$

By comparing this T_C with an optimistic estimation of the cor-*Tesponding value for one-step architecture and assuming the* However, for our purposes it can be approximated by the first same overall static gain $(A_0 = k_S$ for one-step; $A_0 = k_S^2$ for two-

$$
\frac{T_{\rm C}|_{\rm two-step}}{T_{\rm C}|_{\rm one-step}} = \frac{1}{2\sqrt{A_0}} \left[\sqrt{2} + \ln\left(\frac{\sqrt{A_0}}{2}\right) \right] < 1 \quad (33)
$$

From $t = T_D$, the second stage starts contributing to the voltage gain thus giving and and α

$$
y(t) = k_{\rm S}^2 \Delta_{\rm D} - (E_{\rm SL} + k_{\rm S}^2 \Delta_{\rm D}) \left(1 + \frac{1}{k_{\rm S}} \frac{\zeta}{\tau_{\rm u}} \right) e^{-\frac{1}{k_{\rm S}} \frac{\zeta}{\tau_{\rm u}}} \qquad (29) \qquad \frac{I_{\rm C}}{\tau_{\rm u}} \approx \frac{I_{\rm D}}{\tau_{\rm u}} + k_{\rm S} \sqrt{2} \approx k_{\rm S} \left(\ln \frac{\kappa_{\rm S}}{2} + \sqrt{2} \right) \qquad (32)
$$

where $\zeta = t - T_{\text{D}}$. This equation is difficult to solve exactly. two terms of its power expansion: step),

$$
y(t) \approx -E_{\rm SL} + \frac{(E_{\rm SL} + k_{\rm S}^2 \Delta_{\rm D})}{2} \left(\frac{1}{k_{\rm S}} \frac{\zeta}{\tau_{\rm u}}\right)^2 \tag{30}
$$

Three-Stage Comparator. Now consider Fig. 5(e), corresponding to the three-stage comparator. The delay time now has two components. The first T_{D1} is given by Eq. (28). The second is the time needed for the second-stage output to reach $-E_{SL}/k_S$ and is calculated by using Eqs. (29) and (30): Let us consider that $g_0 > g_{\text{mo}}$, and hence $\alpha_F > 0$. Equation (38) reach $-E_{SL}/k_s$ and is calculated by using Eqs. (29) and (30):

$$
\frac{T_{\rm D}}{\tau_{\rm u}} = \frac{T_{\rm D1}}{\tau_{\rm u}} + \frac{T_{\rm D2}}{\tau_{\rm u}} \approx k_{\rm S} \left\{ \ln \frac{1 + \frac{E_{\rm SL}}{k_{\rm S} \Delta_{\rm D}}}{1 + \frac{E_{\rm SL}}{k_{\rm S}^2 \Delta_{\rm D}}} + \sqrt{2 \frac{\frac{E_{\rm SL}}{k_{\rm S}^2 \Delta_{\rm D}} - \frac{E_{\rm SL}}{k_{\rm S}^3 \Delta_{\rm D}}}{1 + \frac{E_{\rm SL}}{k_{\rm S}^2 \Delta_{\rm D}}}} \right\} \tag{34}
$$

$$
y(t) \approx -E_{\text{SL}} + \frac{(E_{\text{SL}} + k_{\text{S}}^3 \Delta_{\text{D}})}{3!} \left(\frac{\zeta}{k_{\text{S}} \tau_{\text{u}}}\right)^3 \Rightarrow \frac{T_{\text{C}}}{\tau_{\text{u}}}
$$

$$
\approx \frac{T_{\text{D}}}{\tau_{\text{u}}} + k_{\text{S}} \sqrt{\frac{\frac{E_{\text{SL}} + E_{\text{OH}}}{k_{\text{S}}^3 \Delta_{\text{D}}}}{1 + \frac{E_{\text{SL}}}{k_{\text{S}}^3 \Delta_{\text{D}}}}}
$$
(35)

Under assumptions similar to those for two-stages, namely, $k_{{\rm S}}^3\Delta_{\rm D} \approx E_{\rm OH}$ and $E_{\rm OH} \approx E_{\rm SL}$, the following expression is obtained for the comparison time as a function of the overall $\mathrm{gain}\ A_{0}=k_{\mathrm{S}}^{3}\mathrm{:}% k_{\mathrm{S}}^{3}$

$$
\frac{T_{\rm C}}{\tau_{\rm u}} \approx k_{\rm S}[\ln(k_{\rm S}) + \sqrt{2} + \sqrt[3]{3!}] = \sqrt[3]{A_0} \left[\frac{\ln(A_0)}{3} + \sqrt{2} + \sqrt[3]{3!} \right]
$$
(36)

$$
\frac{T_{\rm C}}{\tau_{\rm u}} \approx \sqrt[N]{A_0} \left[\frac{\ln(A_0)}{N} + \sum_{m=2}^{N} \sqrt[m]{m!} \right] \tag{37}
$$

Extra shows that for the same static gain, equivalently, the same
static incremental sensitivity $\Delta_S = E_{OH}/A_0$, the comparison
time decreases with the number of stages, even in overdrive
achieved by allowing α_F to be n recovery. degradation of resolution.

VOLTAGE COMPARATORS WITH POSITIVE FEEDBACK One-Step Comparators with Global Positive

Consider the conceptual circuit of Fig. 7(a). In addition to the conventional transconductor $G_m(x)$ controlled by input volt- hence that the amount of negative feedback exercised by g_0 is age, this circuit contains another $G_{\text{mo}}(y)$ controlled by output smaller than the positive feedback due to g_{mo} . The global feed-
voltage. The former injects a current proportional to x into back is hence positiv voltage. The former injects a current proportional to x into the output node, whereas the current injected by the latter is comparator behavior: a function of the output node voltage. Hence this new transconductor is acting as a resistor. Its current enters the node \cdot The time constant for small-signal variations around $y =$ for positive values of *y* which means that its incremental re- 0 is negative. Consequently, the transient evolution from sistance is negative and, consequently, induces a positive this point follows an exponentially increasing law. In feedback action on the overall comparator operation. particular, assuming that $y(0) = 0$ and that an input step

It shows that the possibility of distributing the gain between This is confirmed through analysis of Fig. 7(a). Assuming the two stages also gives faster operation in overdrive re- that both transconductors and the resistor $G_0(y)$ operate incovery. side their linear regions [see Fig. 3(b)] and defining $\alpha_F \equiv 1 -$ (*g*mo/*g*o),

$$
k_{\rm S} = \frac{g_{\rm m}}{g_{\rm o} - g_{\rm mo}} = \frac{g_{\rm m}}{g_{\rm o}} \alpha_{\rm F}^{-1} \tag{38}
$$

shows that as g_{mo} increases by approaching the g_{o} value, the voltage gain also increases, thereby confirming the action of positive feedback. Because the incremental static sensitivity $\Delta_{\rm S}$ is inversely proportional to the static gain, such an effect could be exploited to improve the resolution of one-step comparators, with no additional stages needed. In the limit for $g_{\text{mo}} \rightarrow g_{\text{o}}$, $k_{\text{S}} \rightarrow \infty$, and hence $\Delta_{\text{S}} \rightarrow 0$. On the other hand, Eq. (10) shows that for $\tau_{\rm u}$ and $\Delta_{\rm D}$ fixed, the speed of a one-step From $t = T_D$ the third stage starts working so that after a comparator also increases with increasing k_S . For instance, power-series expansion, with $\tau_{\text{u}} = 10 \text{ ns}, E_{\text{OH}} = 1 \text{ V} \text{ and } \Delta_{\text{u}} = 1 \text{ mV}, E_{\text{q}}$. (10) yields $T_A \approx 47 \ \mu s$ for $k_s = 1010$ and $T_A \approx 10 \ \mu s$ for $k_s = 11000$.

> Figure 7(b) shows a circuit implementation of positive feedback in one-step comparators. Figure 7(f) shows a CMOS schematic for this implementation where

$$
g_{\rm mo} = \sqrt{2\,\frac{\beta_{\rm 0No}}{n_{\rm No}}\,\left(\frac{W}{L}\right)_{\rm No}\,I_{\rm Bo}}
$$

and

$$
g_{o} = \frac{I_{\rm B} + I_{\rm Bo}}{2} \left(\frac{1}{V_{\rm ANI}} + \frac{1}{V_{\rm API}} \right)
$$
 (39)

Because of the positive feedback action, this circuit, as any other including positive feedback, for instance, Fig. $7(g)$, is very sensitive to random fluctuations of technological parameters, such as β_0 in Eq. 39. Consequently, very small nominal values of $\alpha_{\rm F}$ should be avoided if this parameter must be kept This can be easily generalized to *N* stages: positive in the presence of such fluctuations. In practice it is hard to guarantee robust operation with $\alpha_F \approx 0.01$. A robust conservative value might be $\alpha_F \approx 0.1$, which reduces Δ_S by a factor of 10 and improves the nominal speed by a factor around 4.7—not too much improvement. Actually, analysis of It shows that for the same static gain, equivalently, the same
static incremental sensitivity $\Delta_{\rm S} = E_{\rm OH}/A_0$, the comparison
static incremental sensitivity $\Delta_{\rm S} = E_{\rm OH}/A_0$, the comparison

Feedback: The Onset of Hysteresis

Using Partial Positive Feedback to Enhance the Voltage Gain \rm{Let} us focus again on Fig. 7(a) and define $\beta_{\rm{F}}$ = $-\alpha_{\rm{F}}$ = $(g_{\text{mo}}/g_{\text{o}}) - 1$. Consider $\beta_F > 0$. This implies that $g_{\text{mo}} > g_{\text{o}}$ and

(**c**)

Figure 7. Using positive feedback in one-step comparators.

$$
y(t) = \Delta_{\mathcal{D}} \frac{\mathcal{g}_{\mathbf{m}}}{\mathcal{g}_{\mathbf{0}}} \beta_{\mathcal{F}}^{-1} \left(e^{t \beta_{\mathcal{F}} \frac{\mathcal{g}_{\mathbf{0}}}{C_{\mathbf{0}}} - 1} \right)
$$
(40)

multivalued. Hence, the comparator exhibits hysteresis when operating in the CT mode with large-signal excita- tude, spurious glitches are avoided. tions. The circuits of Figs. 7(f) and 7(g) can be designed to have

 $7(a)$ using the models of Fig. 3(b) yields the characteristics drawn in solid black in Fig. 7(c). It displays $i_c + g_m x$ as a feedback. The figure also shows the cycle featured by the cir-
function of *y*, where i_c is the current leaving the capacitor, cuit, where the hysteresis regi function of *y*, where i_c is the current leaving the capacitor. cuit, where the hysteresis region edges are set through This figure shows that the capacitor sees a negative resis-
gain setting of the scaling block in th This figure shows that the capacitor sees a negative resistance around $y = 0$ —the reason why the time constant around this point is negative. The figure also shows that the
global characteristic seen by the capacitor is multivalued. To
global characteristic seen by the capacitor is multivalued. To
better understand why this latter through the capacitor is null and hence $dy/dt = 0$. These tral point. Then, in the comparison phase, the input is applied
points are equilibrium states where $y(t) = cte$ and the circuit and a transient evolution happens toward may remain static (22). In practice the circuit actually re-
mains states. The qualitative issues for this behavior are illus-
trated in Fig. 8(a) for the circuit of Fig. 7(b). During the reset mains static provided that the slope of the i_0 versus *y* curve is *independent* in Fig. 8(a) for the circuit of Fig. 7(b). During the reset *positive around the point (stable equilibrium) and is not oth i* phase the

$$
\Gamma_{\rm H} = \delta_{\rm m0} \frac{g_{\rm o}}{g_{\rm m}} \beta_{\rm F} \tag{41}
$$

reached, the circuit operates inside the multivalued region edge of the hysteresis region, for $x = -\Gamma$ the curve -2 , whose only valid solution is $y = -E_{\text{SL}}$. Conse- $\delta_{\rm mo}$ to $y = -E_{\rm SL}$. The dynamics of such a jump are dictated by the slopes of the different segments of the characteristic seen matter how small Δ_D may be. by the capacitor. First, the output evolves from $y = \delta_{\text{mo}}$ to y DT positive-feedback comparators, usually called *regenera*- $= -\delta_{\text{mo}}$ with negative time constant $\tau = -(\beta_{\text{F}}^{-1}C_{\text{o}})/g_{\text{o}}$. Then, from $y = -\delta_{\text{mo}}$ to $y = -\frac{1}{2}$

of amplitude $\Delta_{\rm D}$ is applied at $t=0$, the output waveform constant $\tau = C_o/g_o$. Once on the bottom segment of the transis given by fer characteristics, the output remains negative while the edge $x = \Gamma_{\rm H}$ is not surpassed.

Obviously, the incremental static sensitivity of hysteretic $y(t) = \Delta_D \frac{\epsilon_m}{g_0} \beta_F^{-1} \left(e^{t \beta_F \overline{c_0}} - 1 \right)$ (40) Obviously, the incremental static sensitivity of hysteretic comparators is inherently smaller than Γ_H . Hence the onset of hysteresis implies degradation of resolution. However, This exponentially increasing law enables much faster small hysteresis is useful to avoid glitches in those applicaoperation than for conventional one-step and multistep tions where signals are embedded in a noisy environment. comparators. This is illustrated in Fig. 7(i), which shows that by defining • The large-signal comparator transfer characteristics are the edges of the hysteretic characteristic equal or slightly multivalued. Hence, the comparator exhibits hysteresis greater than the amount of the largest expected

hysteresis. Figure 7(h), where we assume $0 < \gamma < 1$, shows Let us focus on the second feature. Graphical analysis of Fig. another hysteretic circuit that uses a single one-step compa-
(a) using the models of Fig. 3(b) yields the characteristics rator and exploits the positive inpu

positive around the point (stable equilibrium) and is not oth-
erwise (unstable equilibrium). Starting from any arbitrary
initial value of y, the circuit trajectory toward steady-state is
determined by the attraction exer Now consider that x decreases such that the curve seen by
the capacitor change instantaneously, the ini-
the capacitor changes sequentially from that labeled 2 to that tial state is $y = 0$ corresponding to P_+ on the ch labeled -3. For x corresponding to curve 2, the circuit oper-
ates at the rightmost edge of the multivalued region:
hand stable equilibrium at Q_L , and the trajectory is attracted
hand stable equilibrium at Q_L , and the toward the right-hand stable equilibrium at Q_H , where $y =$ E_{SH} . On the other hand, for $x < 0$, the central point pushes the trajectory toward the equilibrium at $Q_{\text{\tiny L}}$, where y = $-E_{\text{\tiny SL}}.$ and yields $y \approx E_{\text{SH}}$. For smaller *x* and until the other edge is In both cases, dynamic evolution is realized with negative reached the circuit operates inside the multivalued region time constants and hence at very h

where there are two valid solutions. However, the output volt-
Except for the influence of second-order effects, the operaage remains positive. The reason is that this voltage is stored tion described is valid no matter how small the input signal in the capacitor and the capacitor charge remains unchanged magnitude may be. Only the input sign is significant. It because at steady-state $i_c = 0$. When *x* reaches the leftmost means that DT positive feedback comparators can build infinitely large dynamic gain—a feature not shared by one-step or by multistep comparators whose maximum dynamic gain quently, around this *x* value the output must jump from $y =$ is smaller than the static gain. This is confirmed by Eq. (40), which shows that the output waveform is not bounded no

> tive comparators, are commonly built by cross-coupling a pair of inverters to form a *latch*—a circuit structure often used as

 γ^{φ}

 M_{NB}

M_{PB}

y+

(**h**)

Figure 8. Regenerative comparators.

a sense amplifier in dynamic RAMs (1). Figure 8(b) shows the the triangles in the feedback loop model delays in the trans- applied at this instant, the differential output waveform can mission of voltages around the loop. [This is a very crude be approximated as model. Correct modelling requires a nonlinear vectorial differential equation of at least second-order that takes into ac x^2 (*t*) y^2 *count impedances at the different nodes. Then the dynamic* has to be analyzed in the phase space (22).] The inverters drawn in solid black in Fig. 8(c). During the reset phase, the phase, the differential input is applied, forcing an initial state either at the right, $x > 0$, or at the left, $x < 0$, of Q_0 . From this initial state, the action of positive feedback forces the output to evolve either toward Q_H , for $x > 0$, or toward Q_L , for $x < 0$, as illustrated by the gray line trajectories in Fig. 8(c).

Figures 8(d) to 8(g) show several CMOS latches reported
in the literature (23–27). For Figures 8(d) and 8(e) during the
reset phase, transistors M_{NB} and M_{PB} are OFF so that the
latch is disabled. Hence, nodes pedance state and input voltages can be sampled at these nodes. Transistors M_{NS} in Fig. 8(d) are used for that purpose.
Then, the voltage difference is amplified when the latch be-
comes enabled during the active phase. Alternatively, the
 $Mixed$ Comparator Architectures nodes x_{a+} and x_{a-} are driven in the active phase with currents obtained from the input voltages by transconductors, as illus- branches, and mismatches between their parameters pretrated in Fig. 8(k). This is the only excitation alternative for clude correct amplification of small $\Delta_{\rm D}$ values. Their influence Figs. 8(f) and 8(g). can be assessed by studying the equilibrium points of Eq.

to the case where signals are applied through transconductors spurious random signals is a much harder problem. and includes asymmetries between the two latch branches Note from Eq. (42) that the influence of offset E_{OS} between coupling and asymmetries appear in practical circuits and are

$$
(C_{o+} + C_c)\frac{dy_+}{dt} = -g_{o+}y_+ - g_{m+}y_- + g_{m_{in+}}x_+
$$

$$
+ g_{m+} \frac{E_{OS}}{2} + C_c \frac{dy_-}{dt}
$$

$$
(C_{o-} + C_c)\frac{dy_-}{dt} = -g_{m-}y_+ - g_{o-}y_- + g_{m_{in-}}x_- -
$$

$$
-g_{m-} \frac{E_{OS}}{2} + C_c \frac{dy_+}{dt}
$$
(42)

$$
C_0 \frac{d(y_+ - y_-)}{dt} = g_m(y_+ - y_-) - g_0(y_+ - y_-) + g_{m_{in}}(x_+ - x_-)
$$
\n(43)

The first term on the right-hand side of this equation repre- *the ratio* g_{m_n}/g_m . Figure 8(j) shows an actual CMOS circuit sents positive feedback, the second negative feedback, and the implementation of this concept (

 $-y_=(0)$ and concept of a regenerative comparator based on a latch, where that a differential input step of amplitude $\Delta_{\rm D} = x_+ - x_-$ is

$$
y(t) \equiv y_{+}(t) - y_{-}(t) \approx \Delta_{\text{D}} \frac{g_{\text{m}_{\text{in}}}}{g_{\text{m}}} e^{t \frac{g_{\text{m}}}{C_{0}}} \equiv \Delta_{\text{D}} \frac{g_{\text{m}_{\text{in}}}}{g_{\text{m}}} e^{\frac{t}{\tau_{\text{u}}}}
$$
(44)

amplify the differential input $x_{a+} - x_{a-}$ to obtain the saturated A similar equation is found for those cases where the latch is differential output $y_+ - y_-$ according to the characteristics driven during the reset phase by establishing a voltage unbalance $y(0) = y_+(0) - y_$ circuit is driven to the central state Q_0 . During the active (44) the following expression is found for the resolution for phase the differential input is applied forcing an initial state speed tradeoff:

$$
\Delta_{\rm D} \left(\frac{T_{\rm A}}{\tau_{\rm u}} \right) \simeq E_{\rm OH} \left[\left(\frac{\Delta_{\rm D}}{E_{\rm OH}} \right) \ln \left(\frac{E_{\rm OH}}{\Delta_{\rm D}} \frac{g_{\rm m}}{g_{\rm m_{\rm in}}} \right) \right]
$$
(45)

Spurious differential signals, coupling between the two latch The circuit of Fig. 8(h) is a small-signal, first-order model (42), their eigenvalues, and their eigenvectors (22) which are of the latch behavior during the active phase. It corresponds out of this article's scope. On the other hand, the influence of

and capacitive coupling between the two latch outputs. Such two branches is similar to that observed in one-step and $E_{\rm OS}$. It can be attenuated responsible for significant errors observed in actual latch op- through separate self-biasing of the two latch branches. The eration (28). The circuit of Fig. 8(h) captures the latch dy- circuit of Fig. 8(i) employs this strategy (29). Larger offset namic in the following state equations: attenuation is achieved by using capacitors, instead of just wires, in the latch coupling branches of this circuit.

However, dissymmetries between transconductances g_{m+} and $g_{\scriptscriptstyle{\text{m--}}}$ and between the capacitors $C_{\scriptscriptstyle{\text{0+}}}$ and $C_{\scriptscriptstyle{\text{0-}}}$ produce much larger errors for regenerative comparators than for one-step and multistep comparators. The amount of error depends on the input signal common mode x_{CM} , as Fig. 6(c) illustrates.
This figure shows the outcome of simulations realized using Eq. (42) with realistic transconductance mismatches of 10% and capacitive coupling of 30%. For zero common mode the figure does not anticipate limitations on Δ_{D} . On the other hand, as the common mode increases to half of the swing range, $|\Delta_{\rm D}|$ has to be larger than ≈ 30 mV for correct codifica-First assume full symmetry, equal positive and negative parameters, $E_{0S} = 0$, and negligible capacitive coupling. Then,
the previous two equations can be substracted so that dynamics are considered by a single different

This problem of regenerative comparators is overcome by placing a preamplifier in front of the regenerative core. This is actually the role played by transconductances $g_{m_{in}}$ in Fig. 8(h), and resolution improvement is roughly proportional to implementation of this concept (25). Alternatively, if the latch last the input. Assume $(g_m/g_o) \ge 1$. Then, assuming that the is driven through voltages, a mixed comparator architecture consisting of the cascade of a self-biased one-step comparator example of a practical current comparator belonging to the shown in Fig. 8(k) (18,29). ent properties for dynamic resolution ξ_b .

 $x_{-}(t)$ onto a digital voltage y, so that the state of the latter
constant $\tau_u = C_b/g_m$ as shown at the conceptual level in
codifies the sign of the former. The larger the *transimpedance*
gain k_s , the smaller the increm ter Δ_s , and the more sensitive the comparator under dc excita-
tion. Hence, the process of current comparator synthesis con-
sists essentially of finding circuit structures to obtain the
largest possible k_s . One obvi sistor for current-to-voltage conversion and a buffer for output voltage isolation [shown at the conceptual level in Fig. 9(a)]. Thus, the transimpedance gain is contributed only by the resistor. For greater design flexibility, the buffer is replaced by a voltage comparator that also contributes to k_S . The front- where $\tau_a = R_a C_a$ and $\tau_b = R_b C_b$. From here the amplification end current-sensing device can also be replaced by a more time T_A and the incremental dynamic sensitivity Δ_p are calcugeneral reactive impedance $Z_a(s)$ (30), thus leading to the con- lated by using Eq. (3). ceptual architecture of Fig. 9(b). Consider the resistive-input case first. It yields $R_a \ll R_b$

cases for the architecture of Fig. 9(b), one where the sensing put stage of Fig. 9(e) model the parallel combination of the device is dominated by the resistive component and one where nominal sensing elements and the parasitics from the driving

and a self-biased latch can be used. Larger accuracy is former class (31), and Fig. 9(d) shows a corresponding examachieved by making the latter a fully differential type, as ple for the latter (32). These two classes display quite differ-

About the Resolution of Resistive-Input and BASIC CURRENT COMPARATORS Capacitive-Input Current Comparators

Building Current Comparators from Voltage Comparators Obviously, the resolution of Fig. 9(b) depends on the sensing device and on the voltage comparator structure. For compari-As defined in the first Section, current comparators are used
to map the difference between two analog currents $x_+(t)$ and
 $x_-(t)$ onto a digital voltage γ , so that the state of the latter
times and through a one-step

$$
y(t) = g_{\rm m} R_{\rm a} R_{\rm b} \Delta_{\rm D} \left(1 - \frac{\delta_0}{\delta_{\rm a} - \delta_{\rm b}} e^{-t/\delta_{\rm a}} - \frac{\delta_{\rm b}}{\delta_{\rm b} - \delta_{\rm a}} e^{-t/\delta_{\rm b}} \right), \quad t > 0
$$
\n(46)

For design purposes it is worth considering two extreme and $C_a \approx C_b$. The resistance R_a and capacitance C_a in the inthe capacitive component is dominant. Figure 9(c) shows an and amplifying stages. This means that in an optimum de-

Figure 9. Basic current comparator architectures and exemplary CMOS imple mentations.

sign C_a is of the same order of magnitude as C_b and that the Hence, the static resolution parameter is given by maximum attainable R_a value is limited by the device's early voltage, similar to what occurs for R_b . Therefore the time constant of the input stage is much lower than that of the output stage. Taking this into account and assuming $t \leq \tau_b$, Eq. (46)

$$
\Delta_{\rm D_{\rm RI}} \approx \frac{1}{T_{\rm A}} \frac{C_{\rm b}}{g_{\rm m}} \frac{E_{\rm OH}}{R_{\rm a_{\rm RI}}} = \frac{\tau_{\rm u}}{T_{\rm A}} \frac{E_{\rm OH}}{R_{\rm a_{\rm RI}}} \tag{47}
$$

which shows a direct dependence with the unitary time con-
stant of the voltage comparator and an inverse dependence
with T_A , similar to that observed for one-step voltage compar-
is faster whenever $\Delta_D > \Delta_D^*$. Also, b

 τ_b are of the same order of magnitude. Taking this into ac-
overdrive excitations. count and assuming $t \ll \tau_{\rm b}$, the dynamic resolution is calculated by making a Taylor expansion of Eq. (46) and keeping **Multistep Current Comparators**

$$
\Delta_{\rm D_{CI}} \cong 2 \frac{1}{T_{\rm A}^2} \frac{C_{\rm b}}{g_{\rm m}} (C_{\rm a} R_{\rm a_{CI}}) \frac{E_{\rm OH}}{R_{\rm a_{CI}}} \approx 2 \frac{\tau_{\rm u} \tau_{\rm a_{CI}}}{T_{\rm A}^2} \frac{E_{\rm OH}}{R_{\rm a_{CI}}} \tag{48}
$$

where $\Delta_{D_{CI}}$ is directly proportional to the unitary time constants of the voltage comparator and the current sensing
front-end and inversely proportional to the square of the am-
 $T_A \simeq \delta_u \left(\frac{E_{\text{OH}}}{\Delta - R} N! \right)$ plification time.

Comparative analysis of Eqs. (47) and (48) shows a differ-
ent accuracy for speed tradeoff for each current comparator and architecture. The two architectures feature the same speed (i.e., the same amplification time) for the following value of the dynamic resolution parameter:

$$
\Delta_{\rm D}^* \approx \frac{1}{2} \frac{\tau_{\rm u}}{\tau_{\rm a_{CI}}} \frac{E_{\rm OH}}{R_{\rm a_{RI}}} \frac{R_{\rm a_{CI}}}{R_{\rm a_{RI}}} \tag{49}
$$

Analysis of Eq. (49) using a feasible set of parameter values, $\tau_{\rm m} = 10^{-8} \; {\rm s}, \; \tau_{\rm a_{\rm CI}} = 10^{-7} \; {\rm s}, E_{\rm OH} = 1 \; V, R_{\rm a_{\rm RI}} = 10^{5} \; \Omega, \, {\rm and}$ $R_{\rm a_{\rm CI}} = 10^6 \ \Omega, \ \rm yields \ \Delta_D^{\rm K} \approx 5 \ \mu A. \ \rm For \ \Delta_D < \Delta_D^* \ \rm and \ because \ \Delta_{D_{\rm CI}}$ $\propto T_{\rm A}^{-2}$, capacitive-input architecture yields smaller $T_{\rm A}$ than resistive-input, where $\Delta_{D_{\text{RI}}} \propto T_A^{-1}$ sistive-input, where $\Delta_{D_{\text{R1}}} \propto T_{\text{A}}^{-1}$. This means that capacitive-
input architecture is faster for applications involving small namely, $\tau_{\text{u}} = 10^{-8}$ s, $\tau_{\text{a}_{\text{Cl}}} = 10^{-7}$ s, $E_{\text{OH}} = 1$ V, $R_{\text{a}_{\text{$

The advantages of capacitive-input for small currents are than the dynamic resolution term obtained for the one-step confirmed by calculating the static sensitivity Δ_s and the off- current comparator for the same param set $|E_{\text{os}}|$. The former is inversely proportional to the dc transimpedance, given as the product of R_a and the dc voltage com-
ADVANCED CURRENT COMPARATORS parator gain. Thus,

$$
\Delta_\mathrm{S} = \frac{1}{2}\,\frac{E_\mathrm{OH} + E_\mathrm{OL}}{g_\mathrm{m}R_\mathrm{a}R_\mathrm{b}}\eqno{(50)}
$$

current offset of the sensing device and the input offset of the and reduced input voltage excursion for large current levels. voltage comparator attenuated by R_a . Thus,

$$
|E_{\rm OS}|=|E_{\rm OSa}|+\frac{|E_{\rm OSb}|}{R_{\rm a}} \eqno{(51)}
$$

$$
\zeta_{\rm S} \equiv |E_{\rm OS}| + \Delta_{\rm S} = |E_{\rm OSa}| + \frac{1}{R_{\rm c}} \left(|E_{\rm OSb}| + \frac{E_{\rm OH} + E_{\rm OL}}{2g_{\rm m}R_{\rm b}} \right) \quad (52)
$$

is simplified to obtain where the larger R_a , the smaller ξ_s . Actually, for ideal capacitive input, where $R_{a_{\text{Cl}}} \to \infty$, Eq. (52) yields $\xi_{\text{S}} \to |E_{\text{OSa}}|$. Then, any input current $x(t)$ such that $|x(t)| > |E_{\text{OSa}}|$, no matter how $p_{\text{R1}} \approx \frac{1}{T_s} \frac{C_b}{g_m} \frac{E_{\text{OH}}}{R_s} = \frac{\tau_u}{T_s} \frac{E_{\text{OH}}}{R_s}$ (47) any input current $x(t)$ such that $|x(t)| > |E_{\text{Osa}}|$, no matter how small $|x(t)| - |E_{\text{Osa}}|$ may be, is integrated by the input capacitor forcing the input of the voltage comparator to evolve so

ators.
Now consider the capacitive-input case. The input node of input componenters this structure and he smaller for resistive-
Now consider the capacitive-input case. The input node of input componenters this structure Now consider the capacitive-input case. The input node of input comparators, this structure can be expected to exhibit
this structure is the high-impedance type and hence, τ_a and smaller interstage loading errors and t

Multistep current comparators are implemented by cascading a current-sensing device to perform current-to-voltage conversion, followed by a multistep voltage comparator. Analysis of such a structure yields the following expressions for amplifi cation time:

$$
T_{\rm A} \simeq \delta_{\rm u} \left(\frac{E_{\rm OH}}{\Delta_{\rm D_{\rm RI}} R_{\rm a_{\rm RI}}} N! \right)^{1/N}, \quad \text{for resistive input}
$$

$$
T_{\rm A} \approx \tau_{\rm u} \left(\frac{\tau_{\rm a_{CI}} E_{\rm OH}}{\Delta_{\rm D_{CI}} \tau_{\rm u}} \frac{(N+1)!}{R_{\rm a_{CI}}} \right)^{1/(N+1)} \qquad \text{for capacitive input}
$$
\n(53)

Both architectures feature the same speed (i.e., the same amplification time) for the following value of the dynamic resolu tion parameter:

$$
\Delta_{\rm D}^* \approx \left[\frac{N!}{(N+1)^N}\right] \frac{E_{\rm OH}}{R_{\rm a_{\rm RI}}} \left(\frac{R_{\rm a_{\rm CI}}}{R_{\rm a_{\rm RI}}} \frac{\tau_{\rm u}}{\tau_{\rm a_{\rm CI}}}\right)^N \tag{54}
$$

mput architecture is faster for applications involving small namely, $\tau_u = 10^{-8}$ s, $\tau_{a_{\text{cr}}} = 10^{-7}$ s, $E_{\text{OH}} = 1$ V, $R_{a_{\text{R}}} = 10^5$ Ω , input currents.
This educations of conseitive input for small currents a

The previous section shows that resistive-input and capaci tive-input comparators are complementary architectures. This section presents improved architectures that combine the advantages of these two basic schemes, namely, large sen-On the other hand, the offset has two components: the input sitivity and reduced amplification time for low-current levels

Current Comparators with Nonlinear Current Sensing

Figure 10(a) shows the conceptual block diagram of a current comparator where the linear resistor R_a of Fig. 9(b) is re-

Figure 10. Current comparator with nonlinear current sensing.

ments. In the inner one, for low currents, the equivalent straint: resistance R_a is very large, and the circuit behaves as a capacitive-input architecture. On the other hand, for large currents, the equivalent resistance $R_{\rm s}^{*}$ is much smaller and the circuit behaves as a resistive-input one.

that the voltage comparator has one-step architecture, similar (48). On the other hand, the formula to Fig. $9(e)$. Following the application of a current step of am-
parameter [Eq. (52)] remains valid. to Fig. 9(e). Following the application of a current step of am-
parameter [Eq. (52)] remains valid.
In the more general case of an excitation between two over-
plitude $\Lambda_{\rm b}$ the input voltage evolves quasi-linearly w plitude $\Delta_{\rm D}$, the input voltage evolves quasi-linearly with time while in the inner segment of the nonlinear resistor and remains quasi-constant otherwise. Correspondingly, the output node also includes points in the outer segments of the nonlin-
voltage evolves quadratically with time during the first part ear resistor [see the dynamic route o voltage evolves quadratically with time during the first part ear resistor [see the dynamic route of Fig. 10(c)], and calculat-
of the transient and linearly afterward. To keen the speed ing the output waveform is not dire of the transient and linearly afterward. To keep the speed ing the output waveform is not direct. However, neglecting
advantages of capacitive-input architecture, the restoring delays in the devices used to realize the non advantages of capacitive-input architecture, the restoring delays in the devices used to realize the nonlinear resistor,
logic level E_{α} should be reached during the first part of the the response time will be a monot logic level E_{OH} should be reached during the first part of the transient, that is, such that,

$$
y_{\rm a}(T_{\rm A}) \approx \frac{T_{\rm A}}{\tau_{\rm a}}\,\Delta_{\rm D}R_{\rm a} < \delta_{\rm H} \hspace{2cm} T_{\rm C} = f
$$

$$
y(T_A) = E_{\text{OH}} \approx \frac{1}{2} \frac{T_A^2}{\tau_{\text{u}} \tau_{\text{a}}} \Delta_{\text{D}} R_{\text{a}}
$$
 (55)

placed by a nonlinear resistor \Re_a with the driving-point char- where it is assumed that $\tau_a = R_a C_a \approx \tau_b = R_b C_b$ and $\tau_a^* =$ acteristics of Fig. 10(b). This characteristic has three seg- $R_a^*C_a \ll \tau_b \equiv R_bC_b$. This results in the following design con-

$$
\frac{\delta_H^2}{R_a} \frac{\tau_a}{\tau_u} > 2\Delta_D E_{\text{OH}}
$$
 (56)

To calculate the incremental dynamic sensitivity, consider where the incremental dynamic sensitivity is given by Eq.
At the voltage comparator has one-step architecture similar (48). On the other hand, the formula for the

drive levels $-J_L$ and J_H , the dynamic evolution of the input Hence,

$$
T_{\rm C} = f \left[\frac{C_{\rm a}}{J_{\rm H}} \left(\delta_{\rm H} + \delta_{\rm L} \right) \right]
$$
 (57)

where the exact functional relationship depends on the actual and voltage comparator used.

> Figures 10(d) and 10(e) show simple CMOS nonlinear resistor realizations. Both yield $\delta_{\text{L}} = |V_{\text{TP}}|$ and $\delta_{\text{H}} = |V_{\text{TN}}|$. This results in a rather large dead zone around 2V, and hence Eq.

10(e), the dead zone length can be reduced by biasing the gates of M_N and M_P with different voltages, namely, V_{GN} = V_{TN} – δ_{L} and $V_{\text{GP}} = |V_{\text{TP}}| + \delta_{\text{H}}$. This can be done with the **Current Comparators with Nonlinear Feedback** circuit of Fig. 10(f), which consists of two stacked complementary, first-generation current conveyors as originally proposed Figure 11(a) shows an improved architecture that reduces the by Smith and Sedra (33). The circuit is similar to the class central region length. Contrary to F by Smith and Sedra (33). The circuit is similar to the class logical parameters. Such a large central region length may

(57) anticipates rather poor response time. In the case of Fig. to drive the comparator (30). Besides, the aspect ratios of M_N and M_P must be large enough to reduce R_s^* .

AB current amplifier proposed in Ref. (34) (see also Ref. 35 comparator of Fig. 11(a) does not operate in open loop but for an improved version). In any case, δ_H and δ_L should be uses the nonlinear resistor for negative feedback. There are large enough to guarantee that the central region of the driv-
three different operating regions that correspond to the three ing-point characteristics matches that of the voltage compara- segments of the nonlinear resistor characteristic depicted in tor under global and local statistical variations of the techno- Fig. 10(b). For small changes around the quiescent point $(x_{+} = x_{-} = 0)$, the equivalent resistance of the feedback resisinduce significant loading errors in operating the stage used tor is large, the voltage amplifier operates practically in open

Figure 11. Current-mode comparator using nonlinear feedback.

(**e**)

(the comparator input is the high-impedance type). For $x₊$ sponse time is given by (36), *x*-, voltage *y*^a is pulled up and the amplifier decreases *y*. Thus, the resistor enters in the rightmost segment of the character-
istic, allowing the input voltage to reach a bounded steady-
 $T_{\rm C} \approx \sqrt{\frac{2\tau_{\rm u}C_{\rm s}}{J_{\rm H}}} (V_{\rm TN} + |V_{\rm T}|)$ state (the input of the comparator is a low-impedance node). A dual situation occurs for $x_+ < x_-$, where y_a is pulled down and *y* is high. Consequently, the comparator sees the charac- tor and C_s is the input capacitance. teristics of Fig. 11(b), where, when $E = 0$, To conclude this section, Fig. 11(e) shows a circuit similar

$$
\Delta_{\rm L}=\frac{\delta_{\rm L}}{1+A_0}
$$

$$
\Delta_{\rm H} = \frac{\delta_{\rm H}}{1 + A_0} \tag{58}
$$

where A_0 denotes the amplifier gain and $-\delta_L$ and δ_H are the
nonlinear resistor breakpoints. Note that the central region
length reduces as the amplifier gain increases. A negative
consequence of feedback is that th consequence of reedback is that the output signal becomes
clamped at $-\delta_L$ and δ_H , respectively. Hence, it may be neces-
sary to cascade an additional voltage comparator to restore
the logic level.
the logic level.

Figures 11(c) and 11(d) show practical CMOS realizations
of the nonlinear feedback current comparator. A common fea-
ture of these circuits is that the transition region of the non-
 V_{A} where V_{B} is the gate v ture of these circuits is that the transition region of the non-
linear resistor tracks by construction that of the voltage am-
plifier, which means that the operation is insensitive to
form mismatches and hence permits using minimum size transistors. This is important because minimum transistors mean minimum parasitic capacitances and hence reduced response times.

In the case in Fig. 11(c), simple CInvC or InvC structures where *W*/*L* is the aspect ratio of the transistor. can be used for the voltage comparator, thus leading to very \bullet *Saturation* region. Assuming forward operation, this re-
compact realizations. However, this structure has the draw-
gime is reached when $V_s \lt V_s \lt V_p$ and back that the transient behavior is largely dominated by the is given by overlapping capacitance C_f which connects input and output terminals of the voltage amplifier. Analysis obtains the following expression for comparison time (30):

$$
T_{\rm C} \approx \frac{A_0}{1 + A_0} (V_{\rm TN} + |V_{\rm TP}|) \frac{C_{\rm f}}{J_{\rm H}}
$$
(59)

which implies that, although the high-resolution properties of the capacitive-input architecture remain, the quadratic response feature is lost due to the Miller effect created around **ACKNOWLEDGMENT** *C*_f, significant even for minimum size feedback transistors.

tor, circumvents this problem by decoupling the amplifier input and output nodes. Its static operation follows principles similar to those used in the circuit of Fig. 11(c). When $x(t) =$ **BIBLIOGRAPHY** 0, transistors M_P and M_N are OFF and the circuit realizes capacitive-input behavior. Positive currents integrate in the input capacitor increasing the node voltage and consequently *VLSI Circuits,* Reading, MA: Addison-Wesley, 1985. decreasing *y* until the transistor M_N becomes conductive, ab-
2. R. J. van de Plassche, *Integrated Analog-to-Digital and Digital*sorbing the input current and stabilizing the output. The *to-Analog Converters,* Boston: Kluwer Academic, 1994. same occurs for negative currents, where M_P is the conductive 3. A. Rodríguez-Vázquez, M. Delgado-Restituto, and F. Vidal, Syntransistor. For transient behavior, analysis shows, that under thesis and design of nonlinear circuits, in W. K. Chen (ed.), *The*

loop, and the circuit preserves the capacitive-input feature the same assumptions as for the circuit of Fig. 11(a), the re-

$$
T_{\rm C} \approx \sqrt{\frac{2\tau_{\rm u}C_{\rm s}}{J_{\rm H}}\left(V_{\rm TN} + |V_{\rm TP}|\right)}\tag{60}
$$

where $\tau_{\rm u}$ is the unitary time constant of the voltage compara-

to Fig. 11(c) where transistors M_P and M_N are swapped and the feedback is positive, instead of negative. It operates as a CMOS current Schmitt trigger where the positive and nega- tive threshold values of the hysteretic characteristic are defined by the lower and upper current sources, respectively. and

APPENDIX I. SIMPLIFIED MOST MODEL

MOS transistors exhibit different operation depending on the where A_0 denotes the amplifier gain and $-\delta_{\rm H}$ and $\delta_{\rm H}$ are the current and voltage levels. Throughout this article we considered only the MOST model under *strong* channel inversion,

$$
I_{\rm D} = 2\beta_0 \frac{W}{L} \left[V_{\rm G} - V_{T0} - \frac{n}{2} (V_{\rm D} + V_{\rm S}) \right] (V_{\rm D} - V_{\rm S}) \tag{61}
$$

gime is reached when $V_S < V_p < V_D$ and the drain current

$$
I_{\rm D} = \beta_{\rm N} (V_{\rm G} - V_{\rm T0} - nV_{\rm S})^2 \left(1 + \frac{V_{\rm D} - V_{\rm p}}{V_{\rm A}} \right) \tag{62}
$$

where

$$
\beta \equiv \frac{\beta_0}{n} \, \frac{W}{L}
$$

The circuit of Fig. 11(d), called a current steering compara-

This work has been partially supported by Spanish C.I.C.Y.T.

circumvents this problem by decounling the amplifier in-

Project TIC96-1392-C02-02 (SIVA).

- 1. L. A. Glasser and D. W. Dobberpuhl, *The Design and Analysis of*
-
-

600 COMPASSES

Circuits and Filters Handbook, Boca Raton, FL: CRC Press, 1995, latched CMOS sense amplifier, *IEEE Trans. Circuits System II:* Sect. VI.32. *Analog Digit. Signal Process.,* **39**: 277–292, 1992.

- *Communications.* Boston: Artech House, 1996. voltage comparator, *Electron. Lett.,* **22**: 338–339, 1986.
-
- ation, *Analog Integr. Circuits Signal Process.,* **7**: 149–165, 1995. 6. I. E. Getreu, A. D. Hadiwidjaja, and J. M. Brinch, An integrated circuit comparator macromodel, *IEEE J. Solid-State Circuits*, 11: 826–833, 1976.

826–833, 1976.

826–833, 1976.

826–833, 1976.

826–833, 1976.

826–833, 1976.

82. C. A. T. Salama and D. G. Nairn, Current-mode A/D and D/A
- 7. K. R. Laker and W. M. C. Sansen, *Design of Analog Integrated*
- 8. J. F. Duque-Carrillo, Control of the common-mode component in $\frac{Analogue \, IC \, Design: \, In}{\text{MOS} \, \text{continuous-time fully differential signal processing}, \, Ana}$ grinus, 1990, Chap. 13.
- 9. R. L. Geiger, P. E. Allen, and N. R. Strader, *VLSI Design Tech*

niques for Analog and Digital Circuits, New York: McGraw-Hill, 34. Z. Wang, Wide-band class AB (push-pull) current amplifier in

1990.

1990.

1990.

199
- 10. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. D. G. Welbers, $\frac{35. \text{ E. Bruun, Class AB CMOS first get}}{Electron. Lett., 31 (6): 422-423, 1995.}$ Matching properties of MOS transistors, *IEEE J. Solid-State Cir-*
- 11. J. H. Atherton and J. H. Simmonds, An offset reduction tech-
nique for use with CMOS integrated comparators and amplifiers, $2084, 1997$.
- 12. L. R. Carley, Trimming analog circuits using floating-gate analog memory, IEEE J. Solid-State Circuits, 24: 1569–1575, 1989.
- 13. E. Sackinger and W. Guggenbuhl, An analog trimming circuit *Reading List* based on a floating-gate device, *IEEE J. Solid-State Circuits,* **²³**:
- 14. C. A. Leme and J. E. Franca, High performance CMOS comparator for analogue-digital converters, *Electron. Lett.,* **26** (20): 1725– 1994. 1726, 1990. G. Palmisano and G. Palumbo, Offset-compensated low power current
- 15. S. L. Wong and C. A. T. Salama, Technique for offset voltage comparator, *Electron. Lett.,* **30** (20): 1637–1639, 1994. cancellation in MOS operational amplifiers, *Electron. Lett.,* **21** (9): G. Palmisano and G. Palumbo, High-performance CMOS current
- 16. D. J. Allstot, A precision variable-supply CMOS comparator, *Signal Process.,* **43** (12): 785–790, 1996. *IEEE J. Solid-State Circuits,* **17**: 1080–1087, 1982.
- 17. Y. S. Yee, L. M. Terman, and L. G. Heller, A 1 mV MOS compara-

tor *IEEE J. Solid-State Circuit*e 13: 63–66, 1978

MANUEL DELGADO-RESTITUTO tor, *IEEE J. Solid-State Circuits*, **13**: 63–66, 1978. MANUEL DELGADO-RESTITUTOR MANUEL DELGADO-RESTITUTOR PER PER A WARDEL DELGADO-RESTITUTOR DE LA ROSA
- 18. B. Razavi and B. A. Wooley, Design techniques for high-speed, $\frac{J \text{OSE}}{\text{Unstitute of Microelectronic of } M}$. DE LA ROSA high-resolution comparators, *IEEE J. Solid-State Circuits*, **27**: Seville 1916–1926, 1992.
- 19. J. T. Wu and B. A. Wooley, A 100-MHz pipelined CMOS compara-

tor *IEEE J. Solid-State Circuits* 23: 1379–1385 1988

University of Seville tor, *IEEE J. Solid-State Circuits*, **23**: 1379–1385, 1988.
- 20. J. K. Roberge, *Operational Amplifiers Theory and Practice,* New York: Wiley, 1975.
- 21. S. Dhar and M. A. Franklin, Optimum buffer circuits for driving long uniform lines, *IEEE J. Solid-State Circuits,* **26**: 32–40, 1991.
- 22. L. O. Chua, C. A. Desoer, and E. S. Kuh, *Linear and Nonlinear Circuits,* New York: McGraw-Hill, 1987.
- 23. B. Ginetti, P. G. A. Jespers, and A. Vandemeulebroecke, A CMOS 13-b cyclic RSD A/D converter, *IEEE J. Solid-State Circuits,* **27**: 957–965, 1992.
- 24. B. S. Song, S. H. Lee, and M. F. Thompsett, A 10-b 15-MHz CMOS recycling two-step A/D converter, *IEEE J. Solid-State Circuits,* **25**: 1328–1338, 1990.
- 25. G. M. Yin, F. Opt't Eyende, and W. Sansen, A high-speed CMOS comparator with 8-b resolution, *IEEE J. Solid-State Circuits,* **27**: 208–211, 1992.
- 26. A. Yukawa, A highly sensitive strobed comparator, *IEEE J. Solid-State Circuits,* **SC-16**: 109–113, 1981.
- 27. A. Yukawa, A CMOS 8-bit high-speed A/D converter IC, *IEEE J. Solid-State Circuits,* **SC-20**: 775–779, 1985.
- 28. R. Sarpeshkar et al., Mismatch sensitivity of a simultaneously

- 4. L. E. Larson (ed.), *RF and Microwave Circuit Design for Wireless* 29. W. T. Ng and C. A. T. Salama, High-speed high-resolution CMOS
- 5. A. Cichocki and R. Unbehauen, *Neural Networks for Optimization* 30. A. Rodrı´guez-Va´zquez et al., High resolution CMOS current com*and Signal Processing,* New York: Wiley, 1993. parators: Design and aplications to current-mode function gener-
	-
	- *Circuits and Systems,* New York: McGraw-Hill, 1994. converters, in C. Toumazou, F. J. Lidgey, and D. G. Haigh (eds.),
	- ²¹ Signal Process., **4**: 131–140, 1993. **33. K. C. Smith and A. S. Sedra, The current conveyor—A new cir-
¹⁰ De L. Ceircuits Signal Process., 4**: 131–140, 1993. **33. K. C. Smith and A. S. Sedra, The current conveyor—A**
		-
		-
	- *cuits*, **24**: 1433–1440, 1989. 36. G. Linăn-Cembrano et al., A robust high-accuracy high-speed

	I. H. Athenton and I. H. Simmanda An effect reduction tech continuous-time current comparator, *Electron. Lett.*, **33**: 2082–
	- *IEEE J. Solid-State Circuits,* **27**: 1168–1175, 1992. 37. E. A. Vittoz, The design of high-performance analog circuits on $\frac{1}{2}$. Solid-State Circuits, **20**: 1168–1175, 1992. $\frac{1}{2}$ 37. E. A. Vittoz, The design of h

- 1437–1440, 1988.

1437–1440, ISS. Entertially performance CMOS comparations CMOS current comparators, *Electron. Lett.*, **30** (11): 852–854,
	-
	- 389–390, 1985. comparator design, *IEEE Trans. Circuits Syst. II, Analog Digit.*