logic functions, which in turn can be interconnected to achieve more complex arithmetic or control operations.

BIPOLAR LOGIC CIRCUITS

Bipolar junction transistors (BJTs) along with resistors and diodes can be used to create electronic circuits that perform Boolean logic functions. Bipolar refers to transistors that have two polarities of charge carriers inside: electrons and holes. These were the first transistors developed commercially, starting in 1949. Junctions of *p*-type and *n*-type semiconductors were formed from silicon with small amounts of impurities to produce the BJT structure. Two types of BJTs are possible: *pnp* and *npn*, which refer to the arrangement and types of the semiconductor junctions.

Historical Background

The first bipolar logic circuits were implementation with discrete transistors on small circuit boards or as hybrids. In 1956, the first integrated circuits (ICs) were designed, which consisted of resistors, diodes, and bipolar transistors, all interconnected on chip by metal lines. Bipolar logic ICs have been designed in several styles or families, some of which are obsolete today. The first logic families were resistor– transistor logic (RTL) and diode–transistor logic (DTL). Later, as the cost of adding transistors to a circuit became secondary, the number of *active devices* (transistors) was increased to replace the resistors and diodes.

Transistor–transistor logic (TTL) was introduced in the early 1960s and was quickly accepted around the world, becoming the most popular logic family. Most mainframe computers of the 1970s were designed based on TTL logic chips, and only the TTL's density and speed changed significantly over the course of many years. Later, Schottky barrier diodes (SBDs) were used to prevent saturation in the bipolar transistors, which reduced power consumption and improved switching speed. Saturation in a BJT describes the condition when the base-collector junction becomes forward biased and conducts current. Saturated transistors slow down considerably. TTL used a single5V power supply, which became the de facto standard for logic circuits. Only recently has this begun to change to 3.3 V. Digital circuits based on TTL are still widely sold today. TTL held the largest market share until the early 1980s, when complementary metal–oxide–silicon (CMOS) began to overtake it.

For a period of time in the 1970s, integrated injection logic (IIL), also known as merged transistor logic, was a successful logic family. It promised the highest speeds and levels of inte-**BIPOLAR AND MOS LOGIC CIRCUITS** gration. However, the processing complexity and the inferior speed–power product, compared to modern emitter-coupled Logic is the science that deals with the principles of reason- logic (ECL) designs, have relegated IIL technology to histori-

high or low. The work of Claude Shannon, based on the ear- pearance in 1962, introduced by Motorola as MECL1, and of logic. Boolean algebra describes logical operations on bi- lays. In CML, whose name derives from the current steering Webster's New Collegiate Dictionary, as ''an assemblage of ential amplifiers are stacked on top of each other and share a

ing. Reasoning can be either valid or faulty, and a statement cal interest. can be either true or false. In electronic circuits, this trans- ECL, a derivative of current-mode logic (CML), has been lates into a device being on or off or an output voltage being popular for over two decades. It made its first commercial aplier theoretical work of George Boole, established an algebra within a few years was capable of 1 to 2 ns propagation denary state variables such as *and, or,* and *exclusive or,* as well realized by differential amplifiers, the transistors do not satuas the *invert* (*not*) function. Electronic circuits, defined by the rate by design. ECL logic is fairly dense, since several differelectronic components: hookup,'' implement each of the basic single current source. ECL is used in high-speed computers

tions. Typical propagation delays for ECL logic today are less common emitter (CE) transistor with its load resistor R2, and than 100 ps per gate, and the maximum frequency of opera- a current limiting resistor R1 at its input. Also shown is a

ing logic family that uses common-emitter (CE) stages with junction $(V_{be}, 0.75 V)$, the transistor begins to turn on and the large emitter resistors to prevent saturation. The lavouts of output level begins to drop. The lo large emitter resistors to prevent saturation. The layouts of output level begins to drop. The low output voltage will be some NTL designs are very small; others have achieved some reached when the transistor saturates res some NTL designs are very small; others have achieved some reached when the transistor saturates, resulting in a level
of the highest speed and speed-power records.

Bipolar CMOS (BICMOS) was introduced in the middle what is needed to turn on the next stage, and therefore it is 1980s as an optimal technology containing both high-speed a logic zero

The most fundamental property of logic circuits is that their odes. Only when both inputs are above the turn-on threshold transfer characteristics (e.g., voltage transfer function from does the output go low, corresponding transfer characteristics (e.g., voltage transfer function from does the output go low, corresponding to the *nand* function.
input to output) are such that they *clamp* at the output. Their The advantage of DTL over RTL is input to output) are such that they *clamp* at the output. Their The advantage of DTL over RTL is that the inputs do not gain is high enough so that a minimum input voltage swing draw any current when they are high because gain is high enough so that a minimum input voltage swing draw any current when they are high, because of the reverse
will causes the output to swing fully on or off. This *limiting* bias at their diodes. The resistor at t will causes the output to swing fully on or off. This *limiting* bias at their diodes. The resistor at the base of the output action allows a large number of logic circuits to function siaction allows a large number of logic circuits to function si- transistor speeds up its turnoff. multaneously, for example in a microprocessor, without suffering any errors. The amount of signal degradation that can be tolerated at the input of a logic circuit is called its noise immunity, and it is proportional to the circuit gain.

forms show Boolean relationship. $\begin{array}{ccc} \text{for all input combinations except } A = 1 \text{ and } B = 1. \end{array}$

Figure 1. Simple inverter circuit and voltage transfer curve.

(such as the Crays), in instrumentation, and in communica- Figure 1 shows a simple inverter circuit consisting of a tion is greater than 10 GHz.
Nonthreshold logic (NTL) is a relatively new nonsaturat-creases from zero to the normal on voltage of the base-emitter creases from zero to the normal *on* voltage of the base-emitter the highest speed and speed–power records. close to zero (about 0.1 V or less). This voltage is lower than
Bipolar CMOS (BICMOS) was introduced in the middle what is needed to turn on the next stage, and therefore it is

1980s as an optimal technology containing both high-speed

and high-density devices. The current drive of bipolar transis-

tange capaci-

tange and be used to drive long metal lines or large capaci-

indicating changes i

Example 19 Explorance Circuits Operation
The most fundamental property of logic circuits is that their odes. Only when both inputs are above the turn-on threshold
Optic circuits is that their odes. Only when both inputs

Figure 2. Resistor–transistor logic (RTL) *nor* gate. Timing wave- **Figure 3.** Diode–transistor logic (DTL) *nand* gate. Output is high

Figure 4. Schottky transistor–transistor logic (TTL) *nand* gate with totem-pole output and squaring circuit.

The Schottky TTL *nand* gate shown in Fig. 4 has similar **Figure 6.** Emitter-coupled logic (ECL) *and* gate with full differential operation to the DTL implementation except that the input inputs and outputs. The addition diodes have been merged into two emitters at the input tran- into ECL. sistor. The output stage is composed of a *totem-pole* configuration driven by a phase-splitter transistor (Q2). The output is pulled up by a Darlington connect pair. Schottky diodes Because CE stages are loaded by current sources, the satura-
connected internally across base–collector junctions prevent tion is light. The num's are integrated w connected internally across base–collector junctions prevent tion is light. The *pnp*'s are integrated with the *npn*'s in a sin-
those transistors that might saturate from doing so. The addi- glo tube Multiple emitters on those transistors that might saturate from doing so. The addi-
tional two resistors and a transistor circuit connected at the the layout. One shortcoming of IIL was that it required spetional two resistors and a transistor circuit connected at the the layout. One shortcoming of IIL was that it required spe-
base of the output transistor (Q3, R3, and R4) are known as a cial processes to make nun transisto base of the output transistor (Q3, R3, and R4) are known as a cial processes to make *npn* transistors that could operate up-
squaring circuit, and it is used to sharpen the voltage transfer side down with the collector on function. The TTL output levels are particularly troublesome, make *pnp* transistors.
since they require driving large capacitive loads and uncon-RCL/CML circuits since they require driving large capacitive loads and uncon-
trolled (impedance) transmission lines; they must also source
Figure 6 shows an ECL and gate consisting of two differential

inputs and outputs. The addition of an emitter follower turns CML

side down, with the collector on top, and also special steps to

trolled (impedance) transmission lines; they must also source Figure 6 shows an ECL *and* gate consisting of two differential
and sink current in a historically asymmetric way.
amplifiers stacked on top of each other. The d sink current in a historically asymmetric way.
ILL circuits are similar to RTL circuits except that all resis-
ter follower outputs turns a CML circuit into an ECL circuit. IIL circuits are similar to RTL circuits except that all resis-
ter follower outputs turns a CML circuit into an ECL circuit.
tors are replaced by *pnp* current sources, realizing an all-
In the figure the emitter follower In the figure, the emitter followers are simply loaded by resistransistor design style. Figure 5 shows that the current tors, but current sources are more commonly employed. At sources are applied to the inputs of transistors and that the the bottom of the differential amplifiers tran sources are applied to the inputs of transistors and that the the bottom of the differential amplifiers, transistors Q5 imple-
gates consist of the parallel connection of several transistors. ments a current source that is ments a current source that is biased from a common voltage V_{cs} . Since the so-called tail current is constant, the amount of voltage swing developed across load resistors R1 and R2 is well controlled and saturation prevented. The bases of the differential amplifiers connect to dc levels such that their base– collector junctions do not saturate. There is normally a voltage difference of V_{be} (a diode drop) between signals A and AN and between signals B and BN, so that the emitter of Q1, for example, makes the collector of Q3 be no lower than the base of Q3. The *and* operation is verified by noting that only when both Q1 and Q3 are on will the current flow into R1, making the output OUTN low, and OUT high.

Although Fig. 6 shows fully differential inputs and outputs, it is common to use single-ended versions of both. This requires connecting one side of each differential amplifier to an appropriate threshold voltage level. These levels are usu-**Figure 5.** Integrated injection logic (IIL): *pnp* transistors make up ally generated by the same circuit that provides the bias to the current sources. All-transistor design. the current sources, and are typically separated from each

other by diode drops. The bias circuit is often a *bandgap* volt- across the emitter resistors. In NTL the maximum collector age regulator, which is capable of operating with great immu- current is predictable, and selected so that the logic voltage nity from temperature and supply voltage variations. swing does not saturate the next stage. Emitter followers be-

the special characteristics of this logic family. Figure 7 shows drive more logic inputs (fanout). that two differential amplifiers are stacked on top of a third, As an example a standard BICMOS inverting buffer, all three sharing the same current source. When current flows which can be used to drive large capacitive loads, is shown in through the input differential pair, on CKN high, the outputs Fig. 9. The two *npn* transistors in combination can pull up Q and QN simply follow the inputs D and DN. When CK se- and pull down larger currents, and faster, than MOS devices lects the current to flow though the differential pair on the of similar area. The CMOS inverter, M1 and M2, drive the right, it latches to the voltage that was previously presented top *npn* in opposite phase to the drive presented to the botat its inputs. This differential pair has its outputs cross-con- tom *npn*. The bottom *npn* is both buffered and kept out of nected to its inputs, and also connected to the collectors of the saturation by the *n*-channel MOS (NMOS) device connected input differential pair. The figure also shows emitter follow- across its base and collectors. The CMOS inverter also drives

Figure 8 shows a two-input nonthreshold logic gate. The bottom bipolar transistor. NTL transistors do not saturate, since the current demand is An example of a current mirror control logic (CMCL) xor proportional to the input voltage. However, this makes the gate can be seen in Fig. 10. The removal of current sources in transfer function fairly linear, resulting in lower gain and a soft voltage transfer curve. This is not desirable for logic circuits, but can be alleviated by adding parallel capacitors

Figure 9. Standard BICMOS inverting buffer. All-transistor design Figure 7. ECL latch. Outputs latch on CK high. Figure 7. ECL latch. Outputs latch on CK high. For large (or unknown) loads.

An ECL latch is an interesting circuit that shows some of tween stages improve interstage loading and the ability to

ers with constant current source loading. \blacksquare a fourth NMOS transistors, M4, that speeds the turnoff of the

Figure 8. Nonthreshold logic (NTL), including speedup capacitor. **Figure 10.** Current mirror control logic (CMCL) *xor* gate.

an ECL circuit allows it to operate from 2 V. As shown, two levels of logic, corresponding to signals A and AN, and B, are **CMOS LOGIC CIRCUITS** possible. The differential signals A and AN swing about 0.5 V and drive the *master* side of two separate current mirror cir- Although bipolar processes are used for many high-speed decuits. When A is high, the current through Q5 is on, while signs, CMOS has become the dominant technology for most of AN, being low, produces almost no current in Q6. The signal today's digital ICs. Lower power and higher integration densi-B is applied against a reference voltage that is regulated ties are two reasons for the success of the CMOS process. against supply voltage changes. Field effect transistors (FETs) were conceived as early as

develop large gain and to drive loads of considerable size, by

contrast to MOS. In addition, the small offset voltage of bipo-

lar differential pairs is good for logic at small signal swings. In order to understand how C lar differential pairs is good for logic at small signal swings.

lies) can naturally take bipolar logic to lower supply voltages tal, as in data transmission and test equipment. NMOS transistors as shown in Fig. 12.

ments used in analog design (BJTs, resistors, diodes, capaci- eration, whereas parallel connections perform a logical *or* optors, and even inductors), it lends itself nicely to mixed signal eration. For the *nand* gate in Fig. 12, two NMOS transistors design, combining analog and digital on the same circuit. For are in series between the output (*y*) and ground (the source of example, some of the key bipolar and BICMOS analog func- a low logic level). When both x_1 and x_2 are asserted high, the tions, such as analog-to-digital converters, digital-to-analog output is pulled to ground, thus passing a low voltage level to converters, phase-locked loops, and disk-drive electronics, contain a mix of logic circuits.

Concerning GaAs metal semiconductor field effect transistors (MESFETs), all of the above comparisons apply, since their operation is very similar to that of MOS transistors, except that the higher mobility (at low electric fields) of GaAs gives it an advantage. GaAs ICs also are manufactured on a semiinsulating substrate that gives reduced signal loading **Figure 11.** MOS transistor schematics. As shown, the input is arbiand improved crosstalk. However, competing directly with trarily connected to the transistor source, and the output to the drain. GaAs logic, Si–BJT processes are cheaper, more stable (sta- The gate controls the switch action.

tistical corners), better at low temperature, lower in noise for data transmission (dc-coupled), and nontoxic.

New silicon–germanium (SiGe) bipolar technologies are challenging even the most advanced processes in other materials, since they achieve very high cutoff frequencies (e.g., 75 GHz) and have other improved transistor parameters. Since 1995, the circuit speed performance of SiGe has not only exceeded GaAs MESFETs but almost equaled that of other more exotic technologies such as HEMT (high electron mobility transistor) and HBT (heterojunction bipolar transistor). Finally, silicon-on-insulator and higher resistivity substrates will remove the last obstacle in the competition for the highspeed and mixed-signal markets, namely, the substrate's capacitance, loss, and cross-talk.

1925, more than two decades before the invention of the bipo-**Comparison of BJT with Other Technologies** lar transistor. However, development of fabrication processes At the highest speeds, bipolar logic survives the CMOS on-
slaught; it also enjoys the advantage of being differential and
semianalog. The reasons why bipolar technology continues to
be so important will become apparent fr

Fully differential signals can have smaller levels, with the model for the operation of an individual FET is needed. The additional benefit of better common-mode signal and noise re- simplest model of an NMOS transistor is that of a switch that jection, resulting in better noise immunity. closes when the logic level on the gate is high, passing the Small logic swing (the way to the future for all logic fami-
s) can naturally take bipolar logic to lower supply voltages gate, the switch modeling the NMOS transistor is open. For and higher speeds. Speed and power improve with reduced modeling a PMOS transistor, the switch is open when the voltage swing. In addition, the much lower 1/*f* frequency cor- gate is driven with a high and closed when the gate is driven ner of BJTs, related to its bulk properties, makes them much with a low. Boolean logic functions such as *nand, nor,* and superior in applications where memory effects are detrimen- *invert* can be easily implemented by networks of PMOS and

Because bipolar logic is built around a lot of the same ele- Series connections of transistors perform a logical *and* op-

the output. The two PMOS transistors are connected in paral-
 lel between the high-voltage supply and the output. When ei-

account of the threshold voltage. The switch modeling and help paths passing 0's when x_1 or x_2 is high. Parallel *n*-channel
NMOS transistor is actually closed only when the difference
between the voltage on the gat

boolean algebra. The normal boolean expression describing scribed for several static logic families. Using basic logic the *nand* function is given by $y = x_1x_2$, which conveys that gates, two two-input *nand* gates and o both x_1 and x_2 must be high before $y = 0$. An alternative Boolboth x_1 and x_2 must be high before $y = 0$. An alternative Bool-
ean expression for the *nand* function is $y = \overline{x}_1 + \overline{x}_2$, which
quiring a total of 14 transistors. ean expression for the *nand* function is $y = \overline{x}_1 + \overline{x}_2$, which quiring a total of 14 transistors.
implies that if either *x*₁ or *x*₂ is low, then *y* = 1. Both concepts are needed to describe the CMOS *nand* gate fully.

Let $y = x(0)$ be read as "*y* is equal to *x* passing a 0," meaning that when $x = 1$, a 0 is passed to the output. Also, let $y = x(1)$ be "*y* is equal to *x* passing a 1," meaning that when *x* - 1, a 1 is passed to the output. The CMOS *nand* function can then be fully described by the following expression:

$$
y = x_1 x_2(0) + \overline{x}_1(1) + \overline{x}_2(1)
$$
 (1)

This can be read as "*y* is equal to x_1x_2 passing a 0 or \overline{x}_1 passing a 1 or \bar{x}_2 passing a 1." This notation conveys the meaning that when x_1 is high and x_2 is high, the output is low, and if either x_1 or x_2 is low, the output is high. The first term of Eq. (1) implies the series connection to ground of two NMOS transistors. The second and third terms imply a parallel connection of PMOS transistors.

The concept of passing 1's and 0's can be used to derive other classical CMOS gates. The derivation of the two-input **Figure 14.** Design example used for comparison of several CMOS *nor* gate will be used as an example. The information in a logic families.

	x_1 x_2	\mathbf{v}	x_{1} x_{σ}	Ω	
$\overline{0}$					
0		h			
	0	0			

Figure 13. *Nor* truth table and Karnaugh map with groupings for both the PMOS network and the NMOS network.

truth table describing the logical function of a two-input *nor* gate can be entered into a Karnaugh map and the 1's and 0's **Figure 12.** Basic logic gates are constructed by parallel and series can be grouped together as shown in Fig. 13. These groupings imply that a 1 must be passed to the output under the input combinations of NMOS and PMOS $x_1 = 1$ or when $x_2 = 1$. Using the pass notation introduced,

$$
y = \overline{x}_1 \overline{x}_2(1) + x_1(0) + x_2(0) \tag{2}
$$

ther x_1 is low or x_2 is low, a path is closed between the high
supply and the output, passing a high voltage level to the
output. The Boolean operation of a *nand* function is thus per-
formed.
To understand why PMO

source, V_s is greater than a threshold voltage, V_t . If an NMOS output and the high supply and parallel NMOS transistors
transistor is used to pass a low level, then V_s is always between the output and the low supply

	x_1 x_2 x_3 x_4			\mathcal{Y}	
0	ი	ი	0	0	
0	0	0	1		
0	0	1	0	0	
0	0	1	1		
0	1	0	0	0	
0	1	0	1	0	
0	1	1	0	1	
0	1	1	1		x_1x_2
1	0	0	0		x_3x_4 00 10 01 11
1	0	0	1		00 0 ი
1	0	1	0		
	0	1	1		01 0
	1	0	0		
		0	1		11
		1	0		10 n

Figure 15. Complex gate implementation using fully complementary networks and a pseudo-NMOS approach.

$$
y = \overline{x}_1[x_2\overline{x}_3(0) + \overline{x}_2\overline{x}_4(0)] + x_1(1) + x_2x_3(1) + \overline{x}_2x_4(1)
$$
 (3) Pass Gates

pass 1's, and remembering that a PMOS switch is closed when driven with a low logic level, we obtain the 10-transis- 0's and 1's requires the use of more transistors than necessary tor solution shown on the left in Fig. 15. This reduction in for many Boolean functions. This constraint is lifted for pass find alternative implementations, especially for logic blocks Fig. 16, is $\bar{x}_1 \bar{x}_2$, passing the variable that will be placed many times on a digital IC. passing x_3 . The resulting equation is that will be placed many times on a digital IC.

$Pseudo-NMOS$ Gates

Another alternative approach reaches back into history to re- The four-transistor circuit shown on the right side of Fig. 16 duce the transistor count even further. In the 1970s, MOS implements the desired function. Since the variables x_3 and processes were dominantly single-transistor processes. An x_4 can be either 1's or 0's, the voltag processes were dominantly single-transistor processes. An x_4 can be either 1's or 0's, the voltage level of 1's will be de-
NMOS processes had typically two types of *n*-channel FETs: graded at *y* and must therefore b an enhancement transistor similar to the NMOS transistor passing good levels would be to use an NMOS and a PMOS available in today's CMOS process, and a depletion transistor. transistor in parallel (a transmission gate) whenever a vari-If the gate and source of the depletion device were tied to- able is passed. The NMOS device would pass a good 0, while gether (self-sourced), the transistor could be modeled as a re- the PMOS transistor would pass a good 1. If transmission sistor. The model for the NMOS enhancement transistor also gates were used, seven transistors would be required. The need to be expanded to include the concept of resistance. second approach would be to actively restore the output level When $V_g - V_s > V_t$ and the drain voltage V_d is such that at the output of the pass network. $V_{d} - V_{s} < V_{g} - V_{s} - V_{t}$, then the closed switch modeling the NMOS transistor has the property of resistance.

In the NMOS process, Boolean logic was implemented with an NMOS network identical to the one shown in Fig. 15, while the PMOS network was replaced by a single, selfsourced depletion transistor connected to the high supply. When the input state was such that $y = 1$, the NMOS network's path to ground would be broken and the output would charge to the high supply through the resistance of the depletion NMOS transistor. When the inputs were such that $y =$ 0, then the output would be a voltage division between the **Figure 16.** Pass transistor design eliminates the constraint of passresistor representing the depletion transistor pullup and the ing only 1's and 0's.

resistor representing the enhancement NMOS transistors in the pulldown path. The value of the resistance of a FET is inversely proportional to the width of the transistor. The voltage value representing a low logic level could be controlled by the ratio of the widths of the depletion and enhancement NMOS transistors. The enhancement NMOS transistors were sized to be of much smaller resistance than the depletion transistor setting a low voltage for the low logic level.

This NMOS structure can be imitated in today's CMOS process, by replacing the depletion pullup transistor with either a PMOS transistor whose gate is tied to a logic low (*pseudo-NMOS*), or an NMOS transistor whose gate is driven with a bias voltage that is greater than the supply voltage plus *V*^t (*modified pseudo-NMOS*). The pseudo-NMOS structure is shown in the right half of Fig. 15 and requires just six transistors. A modified pseudo-NMOS structure would also require only six transistors.

There is a cost associated with the pseudo-NMOS approaches. When $y = 0$, a current flows between the supply voltage and ground. This current flow is minimized by making the pullup resistance just low enough to maintain the de-A complex gate with just one node can perform the same
function. Using a Karnaugh map, the required PMOS and
NMOS networks to implement a complex CMOS gate can be
derived in the same manner that the *nor* gate was derived.

Using NMOS transistors to pass 0's and PMOS transistors to The concept of passing 1's and 0's helps to understand the pass 1's, and remembering that a PMOS switch is closed operation of static CMOS gates. The limitation of transistor count motivates cost-conscious circuit designers to transistor gates. The first grouping, in the Karnaugh map of find alternative implementations, especially for logic blocks Fig. 16, is $\bar{x}_1 \bar{x}_2$, passing t

$$
y = \overline{x}_1[\overline{x}_2(x_4) + x_2(x_3)] + x_1(1)
$$
 (4)

graded at *y* and must therefore be restored. One approach for

Figure 17. Dynamic logic structures. A basic precharge evaluate structure (left) is compared with a domino logic structure.

The logic of this design example is to perform the function node by charge sharing, reducing the voltage level of the

Unlike static logic, in which there is a path between the out—second stage high due to the precharge of the frist stage, in which there is a path between the out—the second orde belows to fall even though the first stage ment the design example. **Future Challenges for CMOS** There are two design considerations for dynamic logic

gates. The output of the dynamic gate of Fig. 17 is floating or The new set of constraints presented by today's submicroat a high impedance when storing a high level. The logic level meter CMOS processes are opening for debate again design is stored in the form of charge on the capacitance of the node. questions long thought answered. MOS processing technolo-This floating node is susceptible to charge sharing introduced gies underwent a evaluation in the past. NMOS, with inherby crosstalk from adjacent lines. Charge sharing occurs be- ent speed advantages, replaced PMOS as the dominant MOS tween two physically adjacent conductors due to the parasitic technology in the early to mid 1970s. CMOS, with inherent capacitance formed by the node metals separated by an the power advantages, replaced NMOS processes in the late insulating layer. When an adjacent node voltage changes, 1970s and early 1980s. The speed and density of the circuits charge is coupled through this parasitice capacitance to the being designed at that time had risen to the point where otherwise unrelated node. Charge can be moved off of the packaging technology could no longer deal with the power lev-

of a synchronous set and load/hold when used to drive the *d* stored logic 1. Charge sharing across the gate capacitance of input of a master–slave flip-flop. Since an array of 100 of transistors within the NMOS pulldown structure also can dethese circuits was needed on an actual design and since active grade the output 1 level if the inputs transition while clock is level restoration of the 1 level was inherent in the master high. The second consideration occurs when one dynamic gate section of the flip-flop, the pass transistor design shown in drives the input of a second dynamic gate. A race exists be-Fig. 16 was used, saving 1000 transistors in comparison with tween when the clock transitions high and the first dynamic the *nand*-gate approach. gate evaluates low. This race occurs because both outputs are precharged high when the clock is low and evaluate when the **Dynamic Gates** clock is high. With the inputs to the NMOS transistors of the

462 BIPOLAR MEMORY CIRCUITS

els generated by NMOS designs. Today we are faced once **BIPOLAR LOGIC CIRCUITS.** See BICMOS LOGIC CIRagain with the same power dilemma. Architecture, logic, cir- CUITS. cuit, and fabrication techniques are evolving to reduce power while maintaining or increasing performance. As the submicrometer geometries continue to shrink, previous assumptions about the choice of design methodologies and families are no longer valid. For instance, the area of a circuit is now a much stronger function of interconnect than transistor count. Off-state leakage is no longer negligible and can in the case of large memory cores actually dominate as the main component of static power. Switching power, the power associated with charging and discharging capacitive loads, increases with capacitance. This is allowing the design tradeoff between capacitance and static power to be reevaluated. As with most engineering disciplines, VLSI logic design will continue to evolve.

BIBLIOGRAPHY

- A. R. Alvarez, *BICMOS Technology and Applications,* Norwell, MA: Kluwer Academic, 1989.
- A. Barna, *VHSIC: Technologies and Tradeoffs,* New York: Wiley-Interscience, 1981.
- M. I. Elmasry, *Digital Bipolar Integrated Circuits,* New York: Wiley-Interscience, 1983.
- S. H. K. Embabi, A. Bellaouar, and M. I. Elmasry, *Digital BICMOS Integrated Circuit Design,* Norwell, MA: Kluwer Academic, 1993.
- E. D. Fabricius, *Introduction to VLSI Design,* New York: McGraw-Hill, 1990.
- L. A. Glasser and D. W. Dobberpuhl, *The Design and Analysis of VLSI Circuits,* Reading, MA: Addison-Wesley, 1985.
- L. J. Herbst, *Monolithic Integrated Circuits,* Oxford: Clarendon Press, 1985.
- Integrated Circuit Engineering Corporation, *STATUS 1997,* Scottsdale, AZ: ICE, 1997.
- K. Kishine, Y. Kobayashi, and H. Ichino, A high-speed, low-power bipolar digital circuit for Gb/s LSI's: Current mirror control logic, *IEEE J. Solid-State Circuits* **32**:, 215–221, 1997.
- P. L. Mathews, *Choosing and Using ECL,* London: Granada Publishing, 1983.
- R. Meyer, *Advanced Integrated Circuits for Communications,* Course ECE242 Notes, Berkeley: Univ. of California 1994.
- J. M. Rabaey, *Digital Integrated Circuits: A Design Perspective,* Upper Saddle River, NJ: Prentice-Hall, 1996.
- H. Rein and M. Moller, Design considerations for very-high-speed Sibipolar IC's operating up to 50 Gb/s, *IEEE J. Solid-State Circuits,* **31**: 1076–1090, 1996.
- M. I. Rocchi (ed.), *High Speed Digital IC Technologies,* Norwood, MA: Artech House, 1990.
- M. Shoji, *CMOS Digital Circuit Technology,* Englewood Cliffs, NJ: Prentice-Hall, 1988.
- N. H. E. Weste and K. Eshraghian, *Principles of CMOS VLSI Design: A Systems Perspective,* 2nd ed. Reading, MA: Addision-Wesley, 1993.
- S. Wolf, *Silicon Processing for the VLSI Era: Volume 2,* Sunset Beach, CA: Lattice Press, 1990.

GERMAN GUTIERREZ Silicon Wave, Inc. STERLING WHITAKER NASA Institute for Advanced Microelectronics