ASYNCHRONOUS CIRCUITS

Digital Very Large Scale Integration (VLSI) circuits are usually classified into synchronous and asynchronous circuits. Synchronous circuits are generally controlled by global synchronization signals provided by a clock. Asynchronous circuits, on the other hand, do not use such global synchronization signals. Between these extremes there are various hybrids. Digital circuits in today's commercial products are almost exclusively synchronous. Despite this big difference in popularity, there are a number of reasons why asynchronous circuits are of interest.

In this article, we present a brief overview of asynchronous circuits. First we address some of the motivations for designing asynchronous circuits. Then, we discuss different classes of asynchronous circuits and briefly explain some asynchronous design methodologies. Finally, we present an asynchronous design in detail.

MOTIVATIONS FOR ASYNCHRONOUS CIRCUITS

Throughout the years researchers have had a number of reasons for studying and building asynchronous circuits. Some of the often mentioned advantages of asynchronous circuits are speed, low energy dissipation, modular design, immunity to metastable behavior, freedom from clock skew, and low generation of and low susceptibility to electromagnetic interference. We elaborate here on some of these potentials and indicate when they have been demonstrated through comparative case studies.

Speed

Speed has always been a motivation for designing asynchronous circuits. The main reasoning behind this advantage is that synchronous circuits exhibit worst-case behavior, whereas asynchronous circuits exhibit average-case behavior. The speed of a synchronous circuit is governed by its clock frequency. The clock period should be large enough to accommodate the worst-case propagation delay in the critical path of the circuit, the maximum clock skew, and a safety factor due to fluctuations in the chip fabrication process, operating temperature, and supply voltage. Thus, synchronous circuits exhibit worst-case performance, in spite of the fact that the worst-case propagation in many circuits, particularly arithmetic units, may be much longer than the average-case propagation.

Many asynchronous circuits are controlled by local communications and are based on the principle of initiating a computation, waiting for its completion, and then initiating the next one. When a computation has completed early, the next computation can start early. For this reason, the speed of asynchronous circuits equipped with completion-detection mechanisms depend on the computation time of the data being processed, not the worst-case timing. Accordingly, such asynchronous circuits exhibit average-case performance. An example of an asynchronous circuit where the average-case potential is nicely exploited is reported in (1), an asynchronous divider that is twice as fast as its synchronous counterpart. Nevertheless, to date, there are few concrete examples demonstrating that the average-case performance of asynchronous circuits is higher than that of synchronous circuits performing similar functions. The reason is that the average-case (6). Another example where modular design is demonstrated head in control circuitry and completion-detection mecha- Laboratories (7). nisms.

Besides demonstrating the average-case potential, there **Low Power** are case studies in which the speed of an asynchronous design is compared to the speed of a corresponding synchronous ver- Due to rapid growth in the use of portable equipment and the sion. Molnar et al. report a case study (2) of an asynchronous trend in high-performance processors towards unmanageable FIFO that is every bit as fast as any synchronous FIFO using power dissipation, energy efficiency has become crucial in the same data latches. Furthermore, the asynchronous FIFO VLSI design. Asynchronous circuits are attractive for energyhas the additional benefit that it operates under local control efficient designs, mainly because the clock is eliminated. In and is easily expandable. At the end of this article, we give systems with a global clock, all of the latches and registers

Any circuit with a number of stable states also has metasta-
ble states. When such a circuit gets into a metastable state,
it can remain there for an indefinite period of time before re-
solving into a stable state (3,4). data may be sampled at the time of the clock pulses. An asyn-
chronous circuit deals gracefully with metastable behavior by around $150 \text{ mW}(9)$, in a similar technology. chronous circuit deals gracefully with metastable behavior by around 150 mW (9), in a similar technology.
simply delaying the computation until the metastable behav-
Recently, power management techniques are being used in simply delaying the computation until the metastable behav-

Modularity in design is an advantage exploited by many asyn-
chronous design styles. The basic idea is that an asynchronous
nous system is composed of functional modules communications, most asynchronous circuits do not w place and do not specify any restrictions on the timing of these events. This characteristic reduces the design time and **Freedom from Clock Skew**

clock frequency or other modules must be redesigned to oper-

designing asynchronous circuits is the Macromodules project tion among the parts.

performance advantage is often counterbalanced by the over- is the TANGRAM compiler developed at Philips Research

an example of a FIFO with a different control circuit. operate and consume dynamic energy during each clock pulse, in spite of the fact that many of these latches and registers **Immunity to Metastable Behavior intervalsion** may not have new data to store. There is no such waste of

nizers. Although the probability that metastable behavior sumed 80% less energy than a similar synchronous version lasts longer than period t decreases exponentially with t it is (8). The AMULET group at Manchester Unive lasts longer than period *t* decreases exponentially with t , it is (8) . The AMULET group at Manchester University success-
nossible that metastable behavior in a synchronous circuit fully implemented an asynchronous v possible that metastable behavior in a synchronous circuit fully implemented an asynchronous version of the ARM mi-
lasts longer than one clock period. Consequently when meta-croprocessor, one of the most energy-efficient lasts longer than one clock period. Consequently, when meta- croprocessor, one of the most energy-efficient synchronous mi-
stable behavior occurs in a synchronous circuit erroneous croprocessors. The asynchronous version stable behavior occurs in a synchronous circuit, erroneous croprocessors. The asynchronous version achieved a power
data may be sampled at the time of the clock pulses. An asyn-
dissipation comparable to the fourth generat

ior has disappeared and the element has resolved into a sta- synchronous systems to turn the clock on and off conditionble state. The state of the state of the state. The state of the state of the state of the state of the state implementing at the level of functional units or higher. Besides, **Modularity** the components that monitor the environment for switching

complexity of an asynchronous circuit, because the designer
does not have to worry about the delays incurred in individual
modules or the delays inserted by connection wires. Designers
of synchronous circuits, on the other an asynchronous system adapts itself more easily to advances techniques have been proposed to control clock skew, but gen-
in technology. The obsolete parts of an asynchronous system erally they are expensive in terms of s in technology. The obsolete parts of an asynchronous system erally they are expensive in terms of silicon area and energy
can be replaced with new parts to improve system perfor- dissipation. For instance, the clock distri can be replaced with new parts to improve system perfor-
mance Synchronous systems cannot take advantage of new the DEC Alpha, a 200 MHz microprocessor at a 3.3 V supply, mance. Synchronous systems cannot take advantage of new the DEC Alpha, a 200 MHz microprocessor at a 3.3 V supply, narts as easily, because they must be operated with the old occupies 10% of the chip area and uses 40% of t parts as easily, because they must be operated with the old occupies 10% of the chip area and uses 40% of the total chip
clock frequency or other modules must be redesigned to oper-
power consumption (11). Although asynchr ate at the new clock frequency. not have clock skew problems, they have their own set of One of the earliest projects that exploited modularity in problems in minimizing the overhead needed for synchroniza-

718 ASYNCHRONOUS CIRCUITS

MODELS AND METHODOLOGIES

There are many models and methodologies for analyzing and designing asynchronous circuits. Asynchronous circuits can be categorized by the following criteria: signaling protocol and data encoding, underlying delay model, mode of operation, and formalism for specifying and designing circuits. This section presents an informal explanation of these criteria.

Modules in an asynchronous circuit communicate data with some signaling protocol consisting of request and acknowledgment signals. There are two common signaling protocols for data are invalid. Notice that a request signal occurs only after
communicating data between a sender and a receiver, the data become valid. This is an important ti communicating data between a sender and a receiver, the data become valid. This is an important timing restriction as-
four-phase and the two-phase protocol. In addition to the sig-
sociated with these communication protoc four-phase and the two-phase protocol. In addition to the sig-
naling protocol. there are different ways to encode data. The quest signal that indicates that data are valid should always most common encodings are single-rail and dual-rail encod-
ing. We explain the two signaling protocols first and then dis-
proper value. The restriction is referred to as the bundling ing. We explain the two signaling protocols first and then dis-
constraint. For this reason the communication protocol is of-
constraint. For this reason the communication protocol is of-

phase signaling protocol, then each communication cycle has quence of events in a four-phase protocol and single-rail data two distinct phases. The first phase consists of a request initi- encoding. Other sequences are also applicable for the fourated by the sender. The second phase consists of an acknowl-
edgment by the receiver. The request and acknowledgment The dual-ra edgment by the receiver. The request and acknowledgment The dual-rail encoding scheme uses two wires for every
signals are often implemented by voltage transitions on sepa-
data bit. There are several dual-rail encoding sc signals are often implemented by voltage transitions on sepa- data bit. There are several dual-rail encoding schemes. All
rate wires. No distinction is made between the directions of combine the data encoding and signaling rate wires. No distinction is made between the directions of combine the data encoding and signaling protocol. There is no
voltage transitions. Both rising and falling transitions denote explicit request signal, and the du

data encodings. In single-rail data encoding each bit is en- sists of the reset of all pairs of wires to the reset state, and coded with one wire, whereas in dual-rail encoding, each bit the fourth phase is the reset of the acknowledgment.
In a two-phase signaling protocol, a different dual

by the voltage on the data wire. When communicating *n* data pair of wires has one wire associated with a 0 and one wire bits with a single-rail encoding during periods where the data associated with a 1. A transition on t bits with a single-rail encoding during periods where the data associated with a 1. A transition on the wire associated with wires are guaranteed to remain stable, we say that the data 0 represents the communication of a 0 wires are guaranteed to remain stable, we say that the data α of represents the communication of a 0, whereas a transition are *valid*. During periods where the data wires are possibly on the other wire represents a co are *valid*. During periods where the data wires are possibly on the other wire represents a communication of a 1. Thus, a changing, we say the data are *invalid*. A two-phase or four-
transition on one wire of each pair s changing, we say the data are *invalid.* A two-phase or four- transition on one wire of each pair signals the arrival of a are valid or invalid. The sender informs the receiver about the first phase of the two-phase signaling protocol every pair the validity of the data through the request signal, and the of wires communicates a 0 or a 1. The second phase is an receiver, in turn, informs the sender of the receipt of the data acknowledgment sent by the receiver. through the acknowledgment signal. Therefore, to communi- Of all data encodings and signaling protocols, the most cate *n* bits of data, a total number of $(n + 2)$ wires are neces- popular are the single-rail encoding and four-phase signaling sary between the sender and the receiver. The connection pat- protocol. The main advantages of these protocols are the tern for single-rail encoding and two or four-phase signaling small number of connecting wires and the simplicity of the is depicted in Fig. 1(a). encoding, which allows using conventional techniques for im-

signaling protocol. The events include the times when the cols are the bundling constraints that must be satisfied and data become valid and invalid. The transparent bars indicate the extra energy and time wasted in the additional two the periods when data are valid. During the other periods, phases compared with two-phase signaling. Dual-rail data en-

Signaling Protocols and Data Encodings Figure 1. Two different data communication schemes.

quest signal that indicates that data are valid should always constraint. For this reason the communication protocol is of-If the sender and receiver communicate through a two- ten called the bundled data protocol. Figure 2(b) shows a se-

explicit request signal, and the dual-rail encoding schemes all a signaling event.
The four-phase signaling protocol consists of four phases, a signaling, there are several encodings that are used to transsignaling, there are several encodings that are used to transrequest followed by an acknowledgment, followed by a second mit a data bit. The most common encoding has the following request, and finally a second acknowledgment. If the request meaning for the four states in which each pair of wires can and acknowledgment are implemented by voltage transitions, be, $00 =$ reset, $10 =$ valid 0, $01 =$ valid 1, and 11 is an unused then at the end of every four phases, the signaling wires re- state. Every pair of wires has to go through the reset state turn to the same voltage levels as at the start of the four before becoming valid again. In the first phase of the fourphases. Because the initial voltage is usually zero, this type phase signaling protocol, every pair of wires leaves the reset
of signaling is also called *return-to-zero signaling*. Other state for a valid 0 or 1 state. Th of signaling is also called *return-to-zero signaling.* Other state for a valid 0 or 1 state. The receiver detects the arrival names for two-phase and four-phase signaling are two-cycle of a new set of valid data when all pairs of wires have left the and four-cycle signaling, respectively, or transition and level reset state. This detection replac reset state. This detection replaces an explicit request signal. signaling, respectively.
Both signaling protocols are used with single and dual-rail the sender that data has been consumed. The third phase conthe sender that data has been consumed. The third phase con-

In a two-phase signaling protocol, a different dual-rail en-In single-rail encoding, the value of the bit is represented coding is used. An example of an encoding is as follows. Each by the voltage on the data wire. When communicating *n* data pair of wires has one wire associated new bit value. A transition on both wires is not allowed. In

Figure 2(a) shows the sequence of events in a two-phase plementing data operations. The disadvantage of these proto-

Figure 2. Data transfer in (a) two-phase signaling and (b) four-phase signaling.

of a transfer, and the difficulty in data processing. Boolean algebra. The input-output mode evolved in the eight-

An important characteristic distinguishing different asyn-circuit. chronous circuit styles is the delay model on which they are based. For each circuit primitive, gate or wire, a *delay model* **Formalisms**

stipulates the sort of delay it imposes and the range of the
havior of a circuit for various correctness conditions, like the
havior of a circuit for various correctness conditions, like the
havior of a circuit for variou lay model, the values of the delays are zero. In the fixed-delay
model, the values of the delays are zero. In the fixed-delay
model the values of the delays are zero. In the fixed-delay
model as symphesizing fundamental-m

its mode of operation. The mode of operation characterizes the trace theory $(17-19)$, DI interaction between a circuit and its environment. Classical transition graphs (21.22) . interaction between a circuit and its environment. Classical asynchronous circuits operate in the fundamental mode (13,14), which assumes that the environment changes only one input signal and waits until the circuit reaches a stable **DESIGN TECHNIQUES** state. Then the environment is allowed to apply the next change to one of the input signals. Many modern asynchro- This section introduces the most popular types of asynchronous circuits operate in the input-output mode. In contrast to nous circuits and briefly describes some of their design techthe fundamental mode, the input-output mode allows input niques.

codings are used to communicate data in asynchronous cir- changes immediately after receiving an appropriate response cuits free of any timing constraints. Dual-rail encodings, how- to a previous input change, even if the entire circuit has not yet stabilized. The fundamental mode was introduced in the interconnecting wires, the extra circuitry to detect completion 1960s to simplify analyzing and designing gate circuits with ies from event-based formalisms to describe modular design **Delay Models** methods that abstracted from the internal operation of a

A concept closely related to the delay model of a circuit is formalisms $(15,16)$. Examples of event-based formalisms are *mode of operation*. The mode of operation characterizes the trace theory $(17-19)$, DI algebra $(2$

on the current inputs, whereas the output of a sequential cir- adopt the restrictive single-input-change fundamental mode, cuit depends on the previous sequence of inputs. With this that is, the environment changes only one input and waits definition of a sequential circuit, almost all asynchronous cir- until the circuit becomes stable before changing another incuit styles fall into this category. However, the term *asyn-* put. This requirement substantially degrades the circuit per*chronous-sequential* circuits or machines generally refers to formance. Hollaar realized this fact and introduced a new those asynchronous circuits based on *finite-state machines* structure in which the fundamental mode assumption is re-

of circuit for which he coined the name *speed-independent* cir- earlier than the fundamental mode allows. Although Holcuit. An account of this formalization is given in (24,25). In- laar's method improves the performance, it suffers from the formally, a speed-independent circuit is a network of gates danger of producing hazards. Besides, neither technique is that satisfies its specification irrespective of any gate delays. adequate for designing concurrent systems. Models and algo-

Macromodules project (6) at Washington University in St. been developed by Brzozowski and Seger (12). Louis, the concept of another type of asynchronous circuits The quest for more concurrency, better performance, and evolved, which was given the name *delay-insensitive* circuit, hazard-free operation, resulted in the formulation of a new that is, a network of modules that satisfies its specification generation of asynchronous-sequential circuits known as irrespective of any element *and* wire delays. It was realized burst-mode machines (31,32). A burst-mode circuit does not that proper formalization of this concept was needed to spec- react until the environment performs a number of input ify and design such circuits in a well-defined manner. Such a changes called an input burst. The environment, in turn, is formalization was given by Udding (26). hot allowed to introduce the next input burst until the circuit

circuits is *self-timed systems*. This name was introduced by graph is used to specify the transitions caused by the input Seitz (27). A self-timed system is described recursively as ei- and output bursts. Two synthesis methods have been prother a self-timed element or a legal connection of self-timed posed and automated for implementing burst-mode circuits. systems. The idea is that self-timed elements can be imple- The first method employs a locally generated clock to avoid mented with their own timing discipline, and some may even some hazards (33). The second method uses three-dimenhave synchronous implementations. In other words, the ele- sional flow tables and is based on Huffman circuits (34). One ments "keep time to themselves." In composing self-timed sys- limitation of burst mode circuits is that they restrict concurtems from self-timed elements, however, no reference to the rency within a burst. timing of events is made. Only the sequence of events is relevant. **Speed-Independent Circuits and STG Synthesis**

Asynchronous-Sequential Machines phase handshake protocols.

The design of asynchronous-sequential, finite-state machines **Delay-Insensitive Circuits and Compilation** was initiated with the pioneering work of Huffman (23). He proposed a structure similar to that of synchronous-sequen- Several researchers have proposed techniques for designing tial circuits consisting of a combinational logic circuit, inputs, delay-insensitive circuits. Ebergen (37) has developed a synoutputs, and state variables (14). Huffman circuits, however, thesis method based on the formalism of trace theory. The

TYPES OF ASYNCHRONOUS CIRCUITS store the state variables in feedback loops containing delay elements, instead of in latches or flip-flops, as synchronous-There are special types of asynchronous circuits for which for- sequential circuits do. The design procedure begins with cremal and informal specifications have been given. Here are ating a flow table and reducing it through some state minibrief informal descriptions of some of them in a historical mization technique. After a state assignment, the procedure context. obtains the Boolean expressions and implements them in There are two types of logic circuits, combinational and se- combinational logic with the aid of a logic minimization proquential. The output of a combinational circuit depends only gram. To guarantee a hazard-free operation, Huffman circuits similar to those in synchronous sequential circuits (14,23). laxed (30). In his implementation, the state variables are Muller was the first to rigorously formalize a special type stored in NAND latches, so that inputs are allowed to change From a design discipline that was developed as part of the rithms for analyzing asynchronous-sequential circuits have

Another name frequently used in designing asynchronous produces a number of outputs called an output burst. A state

Some have found that the unbounded gate-and-wire delay
signed independent circuits are usually designed by a form of
exit is based, is too restrictive in practice. For example, the
exit nets (35). A popular version of Pet necting blocks use the completion signals to generate four-

Martin proposes a method (28) that starts with the speci- are not allowed. A MERGE is implemented by a xore gate.

fication of an asynchronous circuit in a high-level program- The TOGGLE has a single input a and two outpu fication of an asynchronous circuit in a high-level program- The TOGGLE has a single input *a* and two outputs *b* and *c*. microprocessor (39) in 1989. Martin's method yields quasi- cates the output which produces the first event. delay-insensitive circuits.

Van Berkel (17) designed a compiler based on a high-level **The Muller C-Element** language called Tangram. A Tangram program also specifies
a set of processes communicating over channels. A Tangram
program in The Muller C-element is named for its inventor D. E. Muller
program is first translated into a gram. Van Berkel's method also yields quasi-delay-insensi-
tive circuits. c

Other translation methods from a CSP-like language to a

The C-element is used to implement the JOIN, which has a

slightly more restrictive environment behavior in the sense

AN ASYNCHRONOUS DESIGN EXAMPLE

In this section we present a typical asynchronous design, a micropipeline (5). The circuit uses single-rail encoding with the two-phase signaling protocol to communicate data between stages of the pipeline. The control circuit for the pipeline is a delay-insensitive circuit. First we present the primitives for the control circuit, then we present the latches that store the data, and finally we present the complete design.

The Control Primitives

Figure 3 shows a few simple primitives used in event-based design styles. The schematic symbol for each primitive is depicted opposite its name. **Figure 4.** State diagram of the C-element.

ASYNCHRONOUS CIRCUITS 721

The simplest primitive is the WIRE, a two-terminal element that produces an output event on its output terminal *b* after every input event on its input terminal *a*. Input and output events in a WIRE must alternate. An input event *a* must be followed by an output event *b* before another event *a* occurs. A WIRE is physically realizable with a wire, and events are implemented by voltage transitions. An initialized WIRE, or IWIRE, is very similar to a WIRE, except that it starts by producing an output event *b* instead of accepting an input event *a*. After this, its behavior exactly resembles that of a WIRE.

The primitive for synchronization is the JOIN, also called the RENDEZVOUS (6) . A JOIN has two inputs a and b and one output *c*. The JOIN performs the AND operation of two events *a* and *b*. It produces an output event *c* only after both of its **Figure 3.** Some primitives in event-based designs. **Figure 3.** Some primitives in event-based designs. again after an output is produced. A JOIN can be implemented by a Muller C-element, explained in the next section.

The MERGE component performs the OR operation of two method consists of specifying a component by a program and events. If a MERGE component receives an event on either of then transforming this program into a delay-insensitive net-
its inputs, a or b, it produces an output then transforming this program into a delay-insensitive net-
work of basic elements (18).
went there must be an output event. Successive input events rk of basic elements (18).
Martin proposes a method (28) that starts with the speci-
are not allowed A wence is implemented by a xon gate

ming language similar to Hoare's *Communicating Sequential* After an event on input *a*, an event occurs on output *b*. The *Processes* (CSP) (38). An asynchronous circuit is specified as next event on *a* results in a tra *Processes* (CSP) (38). An asynchronous circuit is specified as next event on *a* results in a transition on output *c*. An input a group of processes communicating over channels. After vari-
event must be followed by an o a group of processes communicating over channels. After vari-
ous transformations, the program is mapped into a network surface of can occur. Thus, output events alternate or toggle ous transformations, the program is mapped into a network put event can occur. Thus, output events alternate or toggle
of gates. This method led to the design of an asynchronous after each input event. The dot in the poccu after each input event. The dot in the TOGGLE schematic indi-

$$
:= [\hat{c} \cdot (a+b)] + (a \cdot b) \tag{1}
$$

that an input is not allowed to change twice in succession. A

Figure 5. Two CMOS implementations of the C-element: (a) conventional and (b) symmetric.

have given two popular CMOS implementations in Figure 5. A double-throw switch is schematically represented by an Implementation (a) is a conventional pull-up, pull-down im- inverter and a switching tail. The tail toggles between two plementation suggested by Sutherland (5). Implementation positions based on the logic value of a controlling signal. A (b) is suggested by Van Berkel (29). Each implementation has double-throw switch, in fact, is a two-input multiplexer that its own characteristics. Implementation (b) is the best choice produces an inverted version of its selected input. A CMOS for speed and energy efficiency (42). There are many varia-
tions of the double-throw switch is shown in Fig-
tions of the C-element and other elements that are convenient
ure $7(5)$. The position of the switch correspond for the design of asynchronous circuits. For some of these where *c* is low.
variations and their uses, in particular the asymmetric C-ele-

spectively. They also have two output control signals, capture

state graph for the JOIN is produced by replacing the bidirec- of three so-called double-throw switches. Implementation (b) tional arcs by unidirectional arcs. includes a MERGE, a TOGGLE, and a level-controlled latch con-There are many implementations of the C-element. We sisting of a double-throw switch and an inverter.

ure $7(5)$. The position of the switch corresponds to the state

variations and their uses, in particular the asymmetric C-ele-
ment, see Ref. 28. ent and opaque. In the transparent state no data is latched. but the output replicates the input, because a path of two **Storage Primitives** inverting stages exists between the input and the output. In Two event-controlled latches due to Sutherland (5) are de- the opaque state, this path is disconnected so that the input picted in Figure 6. Their operation is managed through two data may change without affecting the output. The current input control signals, capture and pass, labeled c and p, re-
data at the output, however, is latched. I input control signals, capture and pass, labeled *c* and *p*, re- data at the output, however, is latched. Implementations in spectively. They also have two output control signals, capture Figs. 6(a) and 6(b) are both show done, *cd*, and pass done, *pd*. The input data is labeled D, and states. The capture and pass signals in an event-controlled the output data is labeled Q. Implementation (a) is composed latch always alternate. Upon a transition on *c*, the latch cap-

Figure 6. Two event-driven latch implementations.

ing transition on *cd* is an acknowledgment to the data pro- implies that, initially, an event has already occurred on the vider that the current data is captured and that the input input with the bubble, and the JON produ vider that the current data is captured and that the input input with the bubble, and the JOIN produces an output event data can be changed safely. A subsequent transition on p re-
immediately upon receiving an event on data can be changed safely. A subsequent transition on *p* re-
turns the latch to its transparent state to pass the next data
initially all control wires of the FIFO are at a low vol turns the latch to its transparent state to pass the next data Initially, all control wires of the FIFO are at a low voltage
to its output. The p signal is acknowledged by a transition on and the data in the registers are to its output. The *p* signal is acknowledged by a transition on and the data in the registers are not valid. The FIFO is acti-
pd. Notice that in implementation (a) of Fig. 6 signals cd and vated by a rising transition on

formance processors. Micropipelines are elegant asynchro- again. When the data has propagated to the last register, it

nous circuits that have gained much attention in the asynchronous community. Many VLSI circuits based on micropipelines have been successfully fabricated. The AMU-LET microprocessor (9) is one example. Although there are many asynchronous implementations of micropipelines, we only show an asynchronous implementation based on twophase signaling and data bundling, as given in Ref. 5. For other implementations of pipelines involving four-phase signaling, the reader is referred to Ref. 45.

The simplest form of a micropipeline is a First-In-First-Out (FIFO) buffer. A four-stage FIFO is shown in Figure 8. It has a control circuit composed solely of interconnected JOINs and a data path of event-controlled registers. The control signals are indicated by dashed lines. The thick arrows show the direction of data flow. Data is implemented with single-rail encoding, and the data path is as wide as the registers can accommodate. Adjacent stages of the FIFO communicate **Figure 7.** A CMOS implementation of a double-throw switch. through a two-phase, bundled-data signaling protocol. This means that a request arrives at the next stage only when the data for that stage becomes valid. A bubble at the input of a tures the current input data and becomes opaque. The follow-
inclusion is a shorthand for a JOIN with an IWIRE on that input. It
ing transition on cd is an acknowledgment to the data pro-
implies that, initially, an event

pd. Notice that in implementation (a) of Fig. 6 signals cd and

pd are merely delayed and possibly amplified versions of c

and p, respectively.

A group of event-controlled latches, similar to implementa-

tion (a) of Fi trary data width. Implementation (b) of Fig. 6 can be general-
ized similarly into a register by inserting additional level-con-
trolled latches between the MERGE and the TOGGLE. A
comparison of different micropipeline la **Pipelining Propagate further to the right.** Notice that each time the data is captured by a stage, an acknowledgment is sent back to the Pipelining is a powerful technique for constructing high-per- previous stage which causes its latch to become transparent

Figure 8. A four-stage micropipeline FIFO structure.

Figure 9. A general four-stage micropipeline structure.

is stored and a request signal R_{out} is forwarded to the con- **CONCLUDING REMARKS** sumer of the FIFO. At this point, all control signals are at a high voltage except for A_{out} . If the data is not removed out of We have touched only on a few topics relevant to asynchrosignal to capture the data in the present stage. $\qquad \qquad$ design is at (49).

four-stage micropipeline, in its general form, is illustrated in criticisms of a previous draft of this article. Figure 9. Now the data path consists of alternately positioned event-driven registers and combinational logic circuits. The event-driven registers store the input and output data of the **BIBLIOGRAPHY** combinational circuits, and the combinational circuits perform the necessary data processing. To satisfy the data- 1. T. E. Williams and M. A. Horowitz, A zero-overhead self-timed bundling constraint, delay elements are occasionally required 160ns 54b CMOS divider, *IEEE J. Solid* to slow down the propagation of the request signals. A delay 1661, 1991. element must at least match the delay through its corre- 2. C. E. Molnar et al., A FIFO ring oscillator performance experisponding combinational logic circuit, either by some comple- ment, *Proc. Int. Symp. Advanced Res. Asynchronous Circuits. Syst.,* tion detection mechanism or by inserting a worst-case delay. Los Alamitos, IEEE Computer Society Press, 1997, pp. 279–289.

A micropipeline FIFO is flexible in the number of data 3. T. J. Chaney and C. E. Molnar, Anomalous behavior of synchroitems it buffers. There is no restriction on the rate at which nizer and arbiter circuits, *IEEE Trans. Comput.,* **C-22**: 421–422, data enter or exit the micropipeline, except for the delays im- 1973. posed by the circuit elements. That is why this FIFO and mi- 4. L. R. Marino, General theory of metastable operation, *IEEE* cropipelines generally are termed elastic. In contrast, in an *Trans. Comput.*, **C-30**: 107–115, cropipelines generally are termed elastic. In contrast, in an ordinary synchronous pipeline, the rates at which data enter 5. I. E. Sutherland, Micropipelines, *Communications ACM,* **32**: 720– and exit the pipeline are the same, dictated by the external 738, 1989. clock signal. A micropipeline is also flexible in the amount of $\overline{6}$. W. A. Clark and C. E. Molnar, Macromodular computer systems, energy it dissipates, which is proportional to the number of $\overline{6}$ in R. W. Stacy a energy it dissipates, which is proportional to the number of in R. W. Stacy and B. D. Waxman (eds.), *Computers in Biomedical*
data movements. A clocked pipeline, however, continuously *Research*. Academic Press. 1974, vol dissipates energy as if all stages of pipeline capture and pass 7. K. v. Berkel and M. Rem, VLSI programming of asynchronous data all the time. Another attractive feature of a micropipe-
circuits for low nower in G. Birtwi line is that it automatically shuts off when there is no activ- *chronous Digital Circuit Design.* Workshops in Computing, Berlin: ity. A clocked pipeline, on the other hand, requires a special Springer-Verlag, 1995, pp. 152–210. clock management mechanism to implement this feature. 8. K. v. Berkel et al., A fully asynchronous low-power error corrector This sensing mechanism, however, constantly consumes en- for the DCC player, *IEEE J. Solid-State Circuits,* **29**: 1429– ergy because it should never go idle. 1439, 1994.

the FIFO, that is, *A*out remains at low voltage, the next data nous circuits and omitted many others. Among the topics coming from the producer advances only up to the third-stage omitted are the important areas of verifying, testing, and anaregister, because the fourth-stage JOIN cannot produce an out- lyzing the performance of asynchronous circuits. We hope, put. Finally, A_{out} also becomes high when the consumer ac- however, that within the scope of these pages we have proknowledges receipt of the data. Further data storage and re- vided enough information for further reading. For more informoval follows the same pattern. The operation of each JOIN is mation on asynchronous circuits, see (12, 46, or 47). A cominterpreted as follows. If the previous stage has sent a request prehensive bibliography of asynchronous circuits is in (48). for data capture *and* the present stage is empty, then send a Up-to-date information on research in asynchronous circuit

The FIFO is modified easily to include data processing. A The authors wish to thank Bill Coates for his generous

- bundling constraint, delay elements are occasionally required 160ns 54b CMOS divider, *IEEE J. Solid-State Circuits,* **26**: 1651–
-
-
-
-
- Research. Academic Press, 1974, vol. IV, chap. 3, pp. 45–85.
- circuits for low power, in G. Birtwistle and A. Davis (eds.), $Asyn-$
-
- 9. S. Furber, Computing without clocks: Micropipelining the ARM 31. B. Coates, A. Davis, and K. Stevens, The Post Office experience: *ital Circuit Design,* Workshops in Computing, Berlin: Springer- 341–366, 1993. Verlag, 1995, pp. 211–262. 32. A. Davis, Synthesizing asynchronous circuits: Practice and expe-
- 484, 1992. lag, 1995, pp. 104–150.
- 11. D. W. Dobberpuhl et al., A 200-mhz 64-b dual-issue CMOS micro- 33. S. M. Nowick and D. L. Dill, Automatic synthesis of locally
- 12. J. A. Brzozowski and C.-J. H. Seger, *Asynchronous Circuits*. New Aided Des. (ICCAL Verby Springer Verber, 1995 1991 pp. 318–321.
F. J. McChysleav Eundemental mede and pulse mede assumptial 34. K. Y. Yun and D. L. Dill, Automatic synthesis of 3-D asynchro-
-
-
-
- 14. S. H. Unger, Asynchronous Sequential Switching Circuits. New $\begin{array}{ll} \text{36. J. L. Peterson, Petri nets, Computing Survey, }\mathbf{9}:223-252,1977.\\ \text{15. D. L. Dill, Trace Theory for VLSI Programming. Cambridge University Press, 1989.\\ \text{16. J. Ebel (2018), Theorem 10.5. A. S. (21998) for VLSI Programming, International Series on Parallel Computer Science, 1989.\\ \text{17. K. v. Berkeley, Handbook: The European image. For the following$
-
- 18. J. C. Ebergen, J. Segers, and I. Benko, Parallel program and
asynchronous circuit design, in G. Birtwistle and A. Davis (eds.),
Asynchronous Digital Circuit Design. Workshops in Computing,
Berlin: Springer-Verlag, 199
-
- 20. M. B. Josephs and J. T. Udding, An overview of DI algebra, *Proc. VLSI Parallel Syst.,* Cambridge: MIT Press, 1992, pp. 79–98.
- retic specifications, Ph.D. Thesis, MIT Laboratory for Computer *Papers,* New York: ACM Press, 1996, pp. 93–96.
- 22. T. H.-Y. Meng, Asynchronous design for digital signal processing design styles, *IEEE Trans. VLSI Syst.,* **3**: 264–272, 1995. architectures, Ph.D. thesis, University of California Berkeley, 44. K. Y. Yun, P. A. Beerel, and J. Arceo, High-performance asyn-
1988
- *IRE Trans. Electron. Comput.*, **257**: (3,4): pp. 161-190, 275-303, Press, 1996.
- 24. D. E. Muller and W. S. Bartky, A theory of asynchronous circuits, circuits, *IEEE Trans. VLSI Syst.,* **4**: 247–253, 1996. *Proc. Int. Symp. Theory Switching, Cambridge: Harvard Univer-* 46. A. Davis and S. M. Nowick, Asynchronous circuit design: Motivasity Press, 1959 pp. 204–243. *tom. background. and methods. in G. Birtwistle and A. Davis*
- *Theory.* New York: Wiley, 1965. **puting, Berlin: Springer-Verlag, 1995, pp. 1–49.**
- circuits, Ph.D. Thesis, Dept. of Mathematics and Computer Science, Eindhoven University of Technology, 1984. 48. A. Peeters, The Asynchronous Bibliography. Uniform Resource
- (eds.), *Introduction to VLSI Systems*. Addison-Wesley, 1980, chap. 7. 49. The Asynchronous Logic Homepage. Uniform Resource Locator
- (URL) http://www.cs.man.ac.uk/amulet/async/. 28. A. J. Martin, Programming in VLSI: From communicating processes to delay-insensitive circuits, in C. A. R. Hoare (ed.), *Developments in Concurrency and Communication*. UT Year of Pro- MAITHAM SHAMS

gramming Series. Addison-Wesley. 1990. pp. 1–64. Communication And Materloo University of Waterloo gramming Series, Addison-Wesley, 1990, pp. 1–64.
- 29. K. v. Berkel, Beware the isochronic fork, *Integration, VLSI J.,* **13**: JO C. EBERGEN 103–128, 1992. Sun Microsystems Laboratories
- 30. L. A. Hollaar, Direct implementation of asynchronous control MOHAMED I. ELMASRY units, *IEEE Trans. Comput.,* **C-31**: 1133–1141, 1982. University of Waterloo
- **ASYNCHRONOUS CIRCUITS 725**
- processor, in G. Birtwistle and A. Davis (eds.), *Asynchronous Dig-* Designing a large asynchronous chip, *Integration, VLSI J.,* **15**:
- 10. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, Low-power rience, in G. Birtwistle and A. Davis (eds.), *Asynchronous Digital* CMOS digital design, *IEEE J. Solid-State Circuits,* **27**: 473– *Circuit Design,* Workshops in Computing, Berlin: Springer-Ver
	- processor, *IEEE J. Solid-State Circuits,* **27**: 1555–1568, 1992. clocked asynchronous state machines, *Proc. Int. Conf. Comput.-*
- 13. E. J. McCluskey, Fundamental mode and pulse mode sequential $\frac{34}{100}$. K. Y. Yun and D. L. Dill, Automatic synthesis or 3-D asynchro-
circuits, *Proc. IFIP Congr. 62*, Amsterdam: North-Holland, 1963,
pp. 725–730.
1
	-
	-
	-
	-
	-
	-
- Dept. of Mathematics and Computer Science, Eindhoven Univer-
sity of Technology, 1994.
20. M. B. Josephs and J. T. Udding, An overview of DI algebra, *Proc.*
20. M. B. Josephs and J. T. Udding, An overview of DI algebra,
- *Hawaii Int. Conf. Syst. Sci.,* vol. 1, Los Alamitos: IEEE Computer 42. M. Shams, J. Ebergen, and M. Elmasry, A comparison of CMOS society Press, 1993.
21. T.-A. Chu, Synthesis of self-timed VLSI circuits from graph-theo-
 ment. Int. Symp. Low Power Electron. Des., Digest of Technical
	- 43. P. Day and J. V. Woods, Investigation into micropipeline latch
- 1988. chronous pipeline circuits, *Proc. Int. Symp. Advanced Res. Asyn-*23. D. A. Huffman, The synthesis of sequential switching circuits, *chronous Circuits Syst.,* Los Alamitos: IEEE Computer Society
	- 1954. 45. S. B. Furber and P. Day, Four-phase micropipeline latch control
- tion, background, and methods, in G. Birtwistle and A. Davis 25. R. E. Miller, *Sequential Circuits and Machines,* vol. 2 of *Switching* (eds.), *Asynchronous Digital Cricuit Design.* Workshops in Com-
- 26. J. T. Udding, Classification and composition of delay-insensitive 47. S. Hauck, Asynchronous design methodologies: An overview, circuits, Ph.D. Thesis. Dept. of Mathematics and Computer Sci- Proc. IEEE, 83: 69–93, 1995
- 27. C. L. Seitz, System timing, in C. A. Mead and L. A. Conway Locator (URL) ftp://ftp.win.tue.nl/pub/tex/async.bib.Z. Corre-

(eds) Introduction to VLSI Systems Addison-Wesley 1980 sponding e-mail address: async-bib@win.t
	-