ANALOG-TO-DIGITAL CONVERSION

Analog-to-digital (A/D) converters (ADCs) constitute the key interface function between analog signals in the physical world and digital signal processing systems. The importance of integrated ADCs has grown enormously in recent years, in line with the increasing importance of mixed analog-digital VLSI systems. Indeed, with the powerful digital signal processing engines available today the fidelity and accuracy of digitally processed analog signals is fundamentally limited by

Figure 1. Symbol of an ADC.

the performance of ADCs rather than by any meaningful digi-
tal circuitry limitation. Moreover, given the continuing need
the signal is a ramp. to achieve higher integration functionality at minimum cost and with minimum energy consumption, the design of ADCs is becoming increasingly tailor-made to specific applications where V_{ref} is the reference voltage of the converter and rather than, as not long ago, being considered as general purpose components (1). As a result, a wide variety of ADC architectures and circuit design techniques has emerged in recent years, ranging from low to high conversion frequency as well as from high to low conversion resolution. The most relevant of such conversion architectures and circuit design techniques represents the output digital code. The difference between are described in this article. two consecutive quantization levels is usually designated the

is given by **FUNDAMENTAL ASPECTS OF A/D CONVERTERS**

Conversion Between Analog and Digital Samples

Ideal Conversion Characteristic. An ADC is usually repre-

$$
V_{\mathcal{T}_n} = \frac{V_{\text{ref}}}{2^N} n \tag{4}
$$

$$
n = \sum_{i=1}^{N} 2^{i-1} b_i
$$
 (2)

least significant bit (LSB) of the converter. From Eq. (1) this

$$
LSB = \frac{V_{\text{ref}}}{2^N} \tag{3}
$$

sented by the symbol indicated in Fig. 1, where the number
of bits N of the output digital word indicates the conversion
of bits N of the output digital word indicates the conversion
characteristic of an ADC is ideal, the

$$
P_{\mathbf{Q}} = \frac{\mathbf{LSB}^2}{12} \tag{4}
$$

In most practical cases the quantization noise power is uniformly distributed in the Nyquist frequency band from dc to $+F_s/2$, as depicted in Fig. 4, such that the corresponding power spectral density $S^2_{\mathbf{Q}}(f)$ is expressed as

$$
S_Q^2(f) = \frac{\text{LSB}^2}{12} \left(\frac{2}{F_s}\right) \tag{5}
$$

Figure 2. Ideal conversion characteristic of an ADC. **Figure 4.** Uniform power spectral density of the quantization noise.

For any given frequency band within the Nyquist band, that is, from dc to $f_c < F_s/2$, the total noise power is given by

$$
\int_0^{f_c} \left(\frac{\text{LSB}}{\sqrt{12}} \frac{1}{\sqrt{F_s/2}}\right)^2 df = \frac{\text{LSB}^2}{12} \left(\frac{2f_c}{F_s}\right) \tag{6}
$$

Equation (6) indicates two possible solutions for reducing the quantization noise of a converted signal at a given frequency. One solution is to reduce the converter LSB by increasing its resolution *N*, whereas the alternative solution corresponds to having a conversion frequency much higher than the signal being converted. This is called oversampling and the factor of oversampling the signal would be defined by

$$
\text{OSR} = \frac{(F_{\text{s}}/2)}{f_{\text{c}}}
$$
\n⁽⁷⁾

Increasing the resolution of an ADC gives a reduction of the noise power of approximately 6 dB per added bit of resolution.

As this would be guaranteed over the full Nyquist range, such

type of converters are called *Nyquist converters*. In the so-

called *oversampling converter*

a sinusoidal waveform between 0 and *V*_{ref}, whose power is **ADC Limitations and Performance Parameters** *Y*_{ref}/8. Thus, from Eq. (4), the resulting signal-to-noise (SNR) **ADC Limitations and Performance Parameters** ratio of the quantized signal will be given by **Offset, Full Scale and Gain Errors.** Figure 5 represents both

$$
\text{SNR}(\text{dB}) = 10 \log \left(\frac{P_{\text{in}}}{P_{\text{Q}}}\right) = 10 \log \left(\frac{V_{\text{ref}}^2/8}{\text{LSB}^2/12}\right) \tag{8}
$$

$$
SNR(dB) = 10 \log \left(\frac{3}{2} 2^{2N}\right) = (6.02N + 1.76) \, \text{dB} \tag{9}
$$

a 10-bit ADC will lead to a digital sine waveform with an

tive (or negative) signals its output is normally a natural bi-
nary code. The *gain error* of the ADC corresponds
nary code. There are many cases, however, when the ADC to the difference between the ideal slope of the con resulting in the need to produce both positive and negative output digital codes. Two of the most popular of such codes **Differential and Integral Nonlinearity.** The *differential non-*

numbers are represented by the same code except for the and $V_a(n + 1)$ that produce any two consecutive output digital most significant bit (MSB): for positive codes $MSB = 0$, codes from the difference voltage corresponding to one LSB. whereas for negative codes MSB = 1. For example, the sign-
magnitude representation for 7 is 0111, whereas for -7 it is with the same offset and full-scale errors. This gives a meamagnitude representation for 7 is 0111, whereas for -7 it is

In the 2 's complement code, positive codes are represented as natural binary codes with $MSB = 0$. The negative codes are obtained from the equivalent positive number by first complementing all the bits and then adding 1 LSB. For exam-

Figure 5. Illustrating offset, full scale and gain errors of an ADC.

Dynamic Range of a Quantized Signal. The dynamic range ample, 0111 (number $+7$) added to 1001 (number -7) gives of a quantized signal is commonly determined with respect to

the ideal and actual conversion characteristics of a 3-bit ADC $SNR(dB) = 10 \log \left(\frac{P_{\text{in}}}{P_{\text{O}}} \right) = 10 \log \left(\frac{V_{\text{ref}}^2/8}{LSB^2/12} \right)$ (8) (3). The former is represented by the broken line that unites the white dots corresponding to the ideal input transition voltages between all digital codes in the absence of conversion From Eq. (3) this results in errors, whereas the latter is represented by the full line that unites all black dots corresponding to the actual analog transition voltages between all digital codes. On the lower extreme of the conversion characteristic, the *offset error* corresponding to Φ represents the difference between the actual and ideal input voltage that produces a transition of one LSB For example, the conversion of an analog sine waveform using and ideal input voltage that produces a transition of one LSB
a 10-bit ADC will lead to a digital sine waveform with an from the output digital code 0. On the up SNR of approximately 61.8 dB. conversion characteristic, the *full-scale error* corresponding to ² represents the difference between the actual and ideal in-**Conversion Codes.** When an ADC operates with only posi-
put voltages that produce the transition of the output to the
full scale digital code. The *gain error* of the ADC corresponds

are the sign magnitude code and the 2's complement code. *linearity* (DNL) in the ADC expresses the deviation of the dif-In the sign magnitude code, negative and positive digital ference between the actual input transition voltages $V_a(n)$ 1111.
In the 2's complement code, positive codes are represented and can be expressed by

$$
DNL(n) = \frac{V_a(n+1) - V_a(n)}{LSB} - 1
$$
 (10)

for any digital code between $n = 1$ and $n = 2^N - 2$. The normal specification for the DNL of the ADC is $\leq \pm (1/2)$ LSB. It should also be mentioned that when the DNL is larger than 1 LSB a phenomenon of *nonmonotonicity* occurs whereby the output digital code decreases with an increase of the analog input signal.

By contrast with the DNL, the *integral nonlinearity* (INL) in the ADC gives a measure of the linearity of operation for large signals, as it expresses the deviation between the actual input transition voltages obtained for a given digital code and the corresponding ideal transition voltages assuming a linear characteristic with the same offset and full-scale errors. For any digital code from $n = 1$ to $n = 2^N - 1$, this can be defined as

$$
INL(n) = \frac{V_a(n) - V_a(1)}{LSB} - (n - 1)
$$
 (11)

$$
INL(n) = \sum_{i=1}^{n-1} DNL(i)
$$
 (12)

Sampling Jitter. An important dynamic error that affects the performance of an ADC, especially for high-frequency operation, is due to the timing uncertainty of the sampling in-
stants that produce the input analog samples for conversion
(4). Because of this error, commonly called *sampling jitter*, the
a 10-bit ADC at 1 MHz this corre actual sequence of analog samples is not equally spaced in time but rather varies with respect to the nominal ideal sam- **Effective Number of Bits.** ^A global parameter that summa-

and relates to the DNL through the equation **Figure 7.** Illustrating the effect of sampling jitter. (a) Sampled sine waveform. (b) Jitter related error signal.

pling instants, as illustrated in Fig. 7(a). For a fixed conversion frequency, it is easily seen that the resulting signal error, The normal specification for the INL of an ADC is also $\lt \pm(1)$ represented in Fig. 7(b), increases as the frequency of the in-
2) LSB. Figure 6 illustrates the preceding definitions of the put analog signal increases. I the sampling jitter must be such that

$$
\Delta t_{\rm s} < \frac{1}{\pi 2^{N+1} f} \tag{13}
$$

rizes the performance behavior of an ADC is the effective number of bits (ENOB) expressed as

$$
ENOB = \frac{SINAD_{dB} - 1.76}{6.02}
$$
 (14)

where the parameter $SIMAD_{dB}$ (signal-to-noise-plus-distortion ratio) represents the combined effect of quantization and harmonic distortion due to the various sources of nonlinearity of the converter. An example of the graphical evolution of the ENOB is given in Fig. 8, for an ADC with $F_s = 40$ MHz conversion frequency, showing that the effective number of bits of the converter decreases as the signal-to-noise-plus-distortion ratio decreases for higher frequencies of input analog signal.

NYQUIST ANALOG-TO-DIGITAL CONVERTERS

From the standpoint of the conversion frequency, we can classify ADCs into three main groups. Serial converters are the slowest of all because each bit of the output digital word is Figure 6. Integral nonlinearity (INL) and differential nonlinearity usually determined in a number of clock cycles that rises pro-(DNL) of an ADC. portionally to the equivalent bit weight. For example, for the

the highest resolution of all the converters described in this section. They are therefore particularly useful to interface slowly varying signals for very high precision signal processing as required, for example, in instrumentation and biomedical applications.

Following the serial converters in the speed scale is the group of algorithmic ADCs. Here, conversion takes place in a number of clock cycles that is typically proportional to the conversion resolution. Hence, depending on the actual frequency limitations of the constituting building blocks, conversion frequencies of a few megahertz can be achieved without too much difficulty in modern complementary metal oxide semiconductor (CMOS) technology. Algorithmic ADCs constitute a versatile group of converters that can meet a wide range of specifications in terms of the conversion frequency as well as resolution. A particular type of ADC based on the successive approximation algorithm constitutes an industry workhorse for a large variety of applications.

The fastest group of converters is based on parallel processing techniques that allow a full conversion period to be performed in only one or, at most, a few (e.g., 2) clock cycles. One-clock cycle (flash) ADCs in modern CMOS technology can reach conversion frequencies above 100 MHz but their resolution is limited to no more than 8-bits. An increasingly popular group of parallel ADCs is based on pipeline architectures that can perform a full conversion period in only two clock cycles, although there is an initial latency period that depends on the total number of stages of the pipe. Pipeline converters with optimized silicon and power dissipation are in great demand for video processing applications for the consumer market.

Serial Processing ADCs

Double-Ramp Integration. One of the best known architec- **Figure 9.** Serial processing ADC with double-ramp integration. (a) tures for serial processing analog-digital conversion is illus- Typical circuit realization. (b) Waveforms.

trated in Fig. 9(a), comprising an active-RC integrator with multiplexed input, a comparator and a digital counter and control logic. Figure 9(b) illustrates the time-domain waveforms typically produced in the converter during a complete conversion cycle. At the beginning of the conversion cycle the capacitor around the feedback loop of the opamp is reset to zero. Then, the integrator input is connected to the input signal terminal to generate the first integration ramp that is carried out during a fixed time interval T_1 controlled by the digital counter. Thus, for a clock period of T_s the opamp output voltage reached after the first integration ramp is

$$
V_{\rm x} = \frac{N_1 T_{\rm s}}{RC} (-V_{\rm in}) \tag{15}
$$

Figure 8. Evolution of the effective number of bits of an ADC as a
function of the frequency of the input signal.
 T_1 . Next, the input terminal is switched to the reference volt-
age terminal and a second integration whose slope is the negative of the first integration ramp. This is carried out until the comparator detects that the output voltage of the amplifier crosses zero and thereby stops the LSB this may take only one clock cycle, but for the most sig-
nificant bit this may take as long as 2^N clock cycles. By con-
trast with their low speed, serial processing converters offer
the end of the first integratio

$$
0 = V_{\rm x} + \frac{N_2 T_{\rm s}}{RC} V_{\rm ref}
$$
 (16)

and which, combined with Eq. (15), yields

$$
V_{\rm in} = \frac{N_2}{N_1} V_{\rm ref} \eqno{(17)}
$$

the passive circuit elements it allows very high conversion on a cyclic divide-by-two and subtract algorithm whose circuit
resolutions to be achieved, although at rather low conversion implementations can be made more comp characteristics render double-ramp ADCs particularly suitable for applications in telemetry, instrumentation, and measurements.

Incremental Converters. Another type of serial processing ADC is based on the so-called incremental converter (5,6). Its conceptual block diagram is illustrated in Fig. 10 where, as before, the processing core of the converter is formed by an integrator and a comparator. The control logic and digital counter provide the additional digital processing functions required for conversion. The main difference with respect to the previous double-ramp converter lies in the fact that the integration variable is now formed by the difference between the sampled input signal and an analog signal determined as a function of the output voltage of the comparator.

A switched-capacitor implementation of the processing core of an incremental ADC is shown in Fig. 11(a). It is assumed that during a full conversion cycle the sampled input signal of the converter is held constant. For simplicity of the following discussions it is further assumed that the input sampled and held signal is positive. At the beginning of the conversion cycle, the integrating capacitor is reset by closing switch SR. In each subsequent conversion step switches S1, S3, S4, and S5 are controlled in such a way as to produce an incremental variation of $\Delta V_x = -(C_i/C_f)V_{in}$ at the output voltage of the opamp. Then, whenever V_x reaches zero, a fraction of the reference voltage, actually $(C_i/C_f)V_{ref}$, is subtracted from the output using switches S2, S3, S4 and S5, and the digital counter is advanced by 1. The typical waveform observed at the output of the opamp is depicted in Fig. 11(b). At the end of 2*^N* conversion steps the output voltage becomes

$$
V_{\rm x} = 2^N V_{\rm in} \frac{C_{\rm i}}{C_{\rm f}} - n \times V_{\rm ref} \frac{C_{\rm i}}{C_{\rm f}}
$$
(18)

where $-V_{\text{ref}}(C_i/C_f) \leq V_{\text{x}} \leq 0$ and *n* is the output of the counter (digital integrator). This implies

$$
n = 2^N \left(\frac{V_{\text{in}}}{V_{\text{ref}}}\right) + \epsilon \tag{19}
$$

where the residual error is $0 \leq \epsilon \leq 1$. Thus, *n* is an *N*-bit digital representation of the sampled input voltage, with a quantization error $\epsilon \leq 1$ LSB.

As in the double-ramp integrator, the conversion characteristic expressed by Eq. (19) is independent of the capacitance ratio and, hence, resolutions of the order of 16-bits and Figure 10. Conceptual block diagram of an incremental ADC. above can also be achieved without too much difficulty. Of course this will be possible only for very low frequency of conversion due to the serial processing nature of the converter.

Algorithmic A/D Converters

Next in the scale of conversion frequency is the group of algorithmic ADCs where the number of clock cycles needed for Hence, the variable time interval of the second integration conversion is directly, rather than exponentially, proportional ramp (expressed in terms of the counted number of clock cyriation to the conversion resolution. Tw ramp (expressed in terms of the counted number of clock cy-
cles) is a measure of the value of the analog input signal inte-
grated during the first integration ramp.
Because the conversion function Eq. (17) is independen Because the conversion function Eq. (17) is independent of horse for a large variety of applications. The second is based
A passive circuit elements it allows very high conversion on a cyclic divide-by-two and subtract alg

Figure 11. Switched-capacitor incremental ADC. (a) Circuit diagram and (b) Typical output waveform.

tion ADC is based on the algorithm schematically represented in Fig. 12, for an example of 4-bits conversion. The equivalent cant capacitor is connected to the reference voltage and, as a analog weights of the digital bits are $V_{ref}/2$, for bit b_4 (the result, a process of charge redistribution between this and the MSB), $V_{ref}/4$ for bit b_3 , $V_{ref}/8$ for bit b_2 , and finally $V_{ref}/16$ for remaining capacitors takes place, yielding a new voltage exthe LSB (bit b_1). The execution of the algorithm is done from pressed by the MSB to the LSB during a number of clock cycles equal to the resolution of conversion. At the beginning of the conversion, the input signal is compared with the analog weight of the MSB and the result is either $b_4 = 1$ or $b_4 = 0$, depending
on whether the signal is above or below $V_{ref}/2$. If the result is at the negative terminal of the open loop opamp. If this is
(1) then the signal is above o '1,' then the analog weight of the MSB is subtracted from the negative, then the output voltage indicates the equivalent
input signal; otherwise the input signal remains unchanged.
In the next phase, the available analog 1 or $b_3 = 0$, depending on whether the signal is above or below $V_{ref}/4$. If the result is '1,' then the analog weight of bit b_3 is subtracted from the analog signal; otherwise the signal remains unchanged. Similar operations are carried-out in two more steps until the LSB is resolved.

Figure 13 represents a possible conceptual block diagram for the implementation of the forementioned successive approximation algorithm. The input sample-and-hold block provides the analog sampled signal for conversion. The digitalto-analog converter generates the equivalent analog values of the digital words containing the bits that are sequentially resolved, from the MSB to the LSB. The comparator acts as the decision element that indicates to the digital successive approximation register how the input analog signal is being approximated by the reconstructed analog values.

There are various possible circuit solutions for the implementation of the block diagram in Fig. 13, some employing **Figure 14.** Switched-capacitor implementation of a successive apdigital-to-analog converters with resistive division and some proximation ADC.

Figure 13. Block diagram of a successive approximation ADC.

employing digital-to-analog converters with capacitive division (1). The latter is one of the most popular forms of implementation, especially for CMOS technology, as it uses a capacitor array that can also provide the additional functions of sample-and-hold and subtraction needed in the conversion algorithm.

Figure 14 illustrates the implementation of a successive approximation ADC using an array of switched binaryweighted capacitors. During the execution of one conversion cycle the circuit is sequentially reconfigured as illustrated in **Figure 12.** Illustrating the successive approximation algorithm for Fig. 15. First, as seen in Fig. 15(a), the opamp is connected in analog-to-digital conversion. a unity-gain feedback configuration while the capacitors are connected to the input terminal. Because of the virtual ground created at the negative terminal of the opamp the in-**Successive Approximation ADC.** The successive approxima-
n ADC is based on the algorithm schematically represented tors. In the next phase, shown in Fig. 15(b), the most signifi-

$$
V_{\rm x} = -V_{\rm in} + \frac{V_{\rm ref}}{2} \tag{20}
$$

(**c**)

branch is connected back to ground. In this case, there will be 2*V*in. The residual signal will be again multiplied by two and a further charge redistribution in the array such that the compared with V_{ref} to resolve the second most significant bit original input voltage appears again at the negative terminal and again generate a new residue. This cycle repeats as many of the opamp. After all bits have been tested by similar se- times as the number of bits to be resolved and, hence, the tion of the capacitors either to ground or to the reference volt- the converter. age will reflect the final configuration of the converted output A possible SC implementation of a cyclic ADC is shown in

curacy of conversion is limited both by capacitance mismatch version cycles. The second opamp performs the combined errors and by the input referred offset voltage of the opamp. functions of amplification by two of the recycling residue and
Capacitance matching accuracy can be maximized by adopt-addition. The 1-bit digital-to-analog con Capacitance matching accuracy can be maximized by adopting careful layout designs of the capacitor arrays properly performed by the switched capacitor that can be connected
sized, whereas the input-referred offset of the opamp can be either to V_{ref} or ground. The number of sized, whereas the input-referred offset of the opamp can be either to V_{ref} or ground. The number of components and capac-
virtually eliminated by means of auto-zero techniques. Thus, it ance spread is independent of virtually eliminated by means of auto-zero techniques. Thus, untrimmed conversion resolutions of up to 9 to 10 bits can be comfortably achieved by SC successive approximation ADCs. For higher resolutions it is mandatory to employ calibration techniques which can extend the inherent matching accuracy of integrated capacitor-arrays well above the inherent technology-dependent 10-bit level.

Regarding the speed of conversion, there are two main limitations imposed on the operation of the SC successive approximation ADC in Fig. 14. One is due to the speed of the comparator, whereas the other results from the *RC* time constants associated with each SC branch because of the equivalent on-resistance of the switches. In most cases such time constants can be properly controlled by sizing accordingly both the transistor aspect ratios and the input capacitors and hence the speed of conversion becomes limited essentially by the speed of the comparator. This allows the design of SC successive approximation ADCs in modern CMOS technology **Figure 17.** Switched-capacitor realization of a cyclic ADC.

Figure 16. Conceptual block diagram of a multiply-by-two cyclic ADC.

to meet a wide range of conversion specifications, from a few kilohertz to the megahertz range.

Cyclic ADC. Another type of algorithmic ADC is illustrated in the conceptual diagram shown in Fig. 16, comprising an input sample-and-hold, a two-fold gain amplifier, a comparator, and an adder (7). In the sampling phase, the input multiplexer is initially connected to the input terminal. Next, the input signal is multiplied by two and compared with V_{ref} to Figure 15. Sequence of configurations of the SC successive approxi-
resolve the most significant bit. Depending on the result, a mation ADC during one cycle of the conversion algorithm. residual signal will be fedback to the input of the circuit for further processing (thus the designation of cyclic conversion). If $V_{\text{in}} > V_{\text{ref}}$, then MSB = 1 and the generated residual signal will be $(2V_{\text{in}} - V_{\text{ref}})$. If, on the contrary, $V_{\text{in}} < V_{\text{ref}}$, then In the latter case, the MSB is set to '0' and the corresponding $MSB = 0$ and the residual signal will be simply the signal quences of charge redistribution and comparison, the connec- conversion time is directly proportional to the resolution of

digital word, as seen in Fig. 15(c). Fig. 17. The first opamp samples the input signal in the first In the preceding SC successive approximation ADC the ac- conversion cycle, and the residue signal in the remaining con-

and, finally, some digital circuits for latching and encoding nificant bits are obtained. the output voltages of the comparators. The input voltage is The behavior of the subranging converter in both the sampled and held and then compared simultaneously with coarse and fine conversion phases is identical to the behavior 2^{N} - 1 voltages (for a resolution of *N*-bit) of the reference of the flash, although the set of voltages to which the input voltage generator. The resulting thermometer code at the out- voltage is compared is different from one phase to the other,

put of the comparators is encoded into an *N*-bit two's-complement binary code and then latched.

One circuit solution that is particularly suitable for integrated circuit implementation in CMOS technology is shown in Fig. 19. Here, the multilevel reference voltage generator is formed by a resistor-string with direct connection of the output voltage taps to the inputs of a bank of latched comparators. Each of the latched comparators in the converter employs input offset voltage compensation by auto-zero. Slight modifications of this architecture can also be considered if a specialized sample-and-hold circuit is employed, rather than the distributed scheme already mentioned here.

With only one clock cycle per conversion period, the flash ADC gives the fastest possible time of conversion. However, because of the very large number of resistances and especially comparators needed (proportional to 2*N*), this type of converters usually occupies a very large area for implementation and burns a significant amount of power. In practice, they are therefore limited to conversion resolutions of no more than 8 bits. In order to overcome such limitations and still achieve high speed of conversion, two alternative types of parallel processing ADCs are described next, namely the subranging and the two-step flash converters.

Figure 18. Typical block diagram of a flash ADC. **Subranging ADC.** The conceptual block diagram of the subranging ADC is illustrated in Fig. 20 and which comprises, hence, the converter can be very compact even for medium to
high resolution.
high resolution.
digital-to-analog conversion block (10). The resulting digital
and the other with N_2 -bits, connected by a
digital-to-analog **Parallel Processing ADCs (8)** ^{codes} of both flash converters are combined to form the con-
verted output digital word of the converter. After input signal Flash ADC. The block diagram of a flash ADC is repre- sampling, the operation of the subranging converter is persented in Fig. 18 (9). It comprises an input sample-and-hold formed in two phases, namely a coarse conversion phase circuit, a multilevel reference voltage generator with output where typically the N_1 most significant bits are determined, taps directly connected to the inputs of a bank of comparators and a fine conversion phase where the remaining N_2 least sig-

Figure 19. The CMOS implementation of a flash ADC.

Figure 20. Conceptual block diagram of a subranging ADC.

cate the specific conversion interval that encompasses the sampled input voltage. Then, in the fine conversion phase the **Two-Step Flash ADC**. The conceptual block diagram of a
selected conversion interval is segmented into a further two-step flash ADC is shown in Fig. 22, compris

In subranging ADCs the required number of comparators in the case of the pure flash ADC. Therefore subranging

Figure 22. Conceptual block diagram of a two-step flash ADC.

as seen in Fig. 21. In the coarse conversion phase the input ADCs offer an attractive solution for the integrated imple-
voltage is compared with a set of $2^{N/2} - 1$ voltages spanning mentation of high-speed ADCs with 8-

selected conversion interval is segmented into a further two-step flash ADC is shown in Fig. 22, comprising two flash $2^{N/2} - 1$ voltages in order to determine the remaining LSBs. quantizers, one with N_1 -bits and the $2^{N/2} - 1$ voltages in order to determine the remaining LSBs. quantizers, one with N_1 -bits and the other with N_2 -bits, a digi-
In subranging ADCs the required number of comparators tal-to-analog converter (DAC) and and resistors is only proportional to $2^{N/2}$ rather than to 2^N as plifies the difference between the input analog signal and the input analog signal and the case of the pure flash ADC. Therefore subranging partially of the DAC (11,12). The conversion cycle is divided into a sampling phase, a coarse conversion phase, and a phase for the amplification of the residue and its fine conversion. After sampling, the input voltage is applied to the input of the *N*1 bits coarse quantizer to determine the MSBs that are latched into a digital register. Afterwards, the converted digital code is reconstructed back to an analog voltage by means of the DAC. This voltage is then subtracted from the input voltage signal to form the residue signal of the converter. This, in turn, is amplified by the gain block $G = 2^{N_1}$ and then applied to the N_2 -bits fine quantizer to determine the LSBs of the converter. The final output digital code is obtained by combining the MSBs of the first quantization phase together with the LSBs of the second quantization. The accuracy of the amplified residue signal generated internally in the two-step flash ADC is a key factor to determine the overall linearity of the converter. Under ideal circuit conditions it evolves between two consecutive digital codes as illustrated in Fig. 23, where the slope of the characteristic is defined by the amplification factor of the gain block.

 V_{τ} A circuit implementation of the two-step flash ADC that is particularly suitable for integration in CMOS technology is Figure 21. Illustrating the two quantization phases in a subrang- shown in Fig. 24. The multiplying DAC uses an array of ing ADC. Switched capacitors and an opamp, whereas the flash quan-

at its output the sampled voltage. This output is next applied tract the reconstructed analog voltage from the original sam- tion will be corrected by $+1$.

pled voltage. A residue amplified by $2^{N/2}$ is then generated at the output of the amplifier. This is again applied to the flash to determine the remaining *N*/2 LSBs.

Digital Error Correction. Because of unavoidable circuit impairments associated with practical integrated circuit realizations, the quantization window determined by the first flash quantizer in both the subranging and two-step flash ADCs is determined with a maximum error of $\pm 1/2$ LSB of its nominal resolution, rather than with an ideal 0 LSB error. When this error is passed on to the second quantization phase it may overflow the quantization range of the flash and thus produce errors in the overall conversion characteristic.

Figure 23. Amplified residue signal internally generated in the two-
mented beyond its nominal resolution, for example by $+1/2$ step flash converter under ideal circuit components characteristics. LSB on the upper boundary of the quantization window and by $-1/2$ LSB on the lower boundary of the quantization window, such that the additional resolved bit can be subsetizer is identical to the one presented in Fig. 19 because it quently used for digital code correction. This technique is ilfirst samples the voltages generated by the resistor-string lustrated in Fig. 25. The quantizatio fine conversions by the same flash. The operation of this par-
time C corresponds to the additional upper comparators.
When the MSB flash quantizer determines correctly the ticular configuration is as follows. The input voltage is sam-
pled in the top plates of the capacitor array while the input quantization zone A, as in Fig. 25(a), the output digital code pled in the top plates of the capacitor array, while the input quantization zone A, as in Fig. 25(a), the output digital code capacitors of the flash sample the corresponding voltages gen-
is obtained directly from the out capacitors of the flash sample the corresponding voltages gen- is obtained directly from the outputs of the comparators.

erated in the resistor-string. In the next phase, the whole. When the flash quantizer resolves inste erated in the resistor-string. In the next phase, the whole When the flash quantizer resolves instead a code within zone
array is connected as the feedback of the opamp, thus holding B, as shown in Fig. 25(b), the output d array is connected as the feedback of the opamp, thus holding B, as shown in Fig. 25(b), the output digital code of the previ-
at its output the sampled voltage. This output is next applied ous quantization will be correc to the input of the flash to determine the *N*/2 MSBs. In the flash quantizer resolves a code within zone C, as illustrated next phase, the resolved bits are applied to the DAC to sub- in Fig. 25(c), the output digital code of the previous quantiza-

Figure 24. The CMOS implementation of a two-step flash ADC.

Pipeline A/D Converters

Architecture and Operation. Pipelined ADCs constitute a type of parallel processing converters that have gained popularity in a variety of high-speed conversion applications due to the cost/benefit they can achieve over the subranging and two-step flash converters (13,14). The conceptual block diagram of a pipeline ADC is shown in Fig. 26(a), for an example with five pipelined stages, and the associated timing diagram is given in Fig. 26(b). During the first phase of the first clock cycle, the input stage samples the input signal and executes the first quantization. Then, in the second phase the residue is generated, amplified, and transmitted to the second stage of the pipeline for further processing. In subsequent clock cycles similar operations of sampling, quantization, and residue generation are again carried out in the first stage. Meanwhile, in the second stage, these operations are performed in opposite phases. Input sampling and quantization are performed when the first stage is amplifying the residue, whereas residue amplification and transmission to the next stage are performed when the first stage is receiving a new input sample. In parallel with this form of horizontal propagation of the signal (actually, the signal residues), the digital words quantized in each stage and in each clock cycle are propagated vertically through digital registers, as seen in Fig. 26(a), such that at the end of five clock cycles they are all available at the output of the converter to produce the converted digital word. Then, after this latency period, which is needed to fill all the vertical digital registers, there will be one converted digital word every clock cycle.

The maximum resolution achieved with such an architecture is limited mainly by thermal noise, the nonlinearity of the MDACs produced by capacitor mismatches and also by the residue amplification error that is due to the amplifier nonidealities. The error from the flash quantizer can be digitally corrected if kept within $\pm 1/2$ LSB of the nominal resolution of the quantizer and redundancy is used for digital error correction.

Time-Interleaved Converters

An extended concept for parallel processing conversion is based on the use of the type of time-interleaved architectures illustrated in Fig. 27(a) (15,16). These are formed by M paralleled channels whose operation is multiplexed in time, as illustrated in the timing diagram depicted in Fig. 27(b). Each channel in a time-interleaved converter can be formed by any of the types of ADCs previously described. At any given clock cycle, the input and output multiplexers connect only one ADC channel between the input and output terminals, so that one converted digital word is delivered at the output and a new sample of the input signal is taken for conversion. In the next clock cycles the same operation is sequentially repeated with the remaining ADC channels while the first channel carries out the signal conversion; everything should be completed only after the *M* channels have been served by the multiplexers. Thus, for a given conversion frequency F_s of the ADCs the time-interleaved operation allows to achieve an overall conversion frequency of *MF*s.

A variation of the basic time-interleaved ADC architecture based on a quadrature-mirror filter (QMF) bank is indicated in Fig. 28 (17). At the input there is an analysis filter bank, Figure 25. Illustrating the digital error correction technique in an typically realized in switched-capacitor form, whereas the ADC.
ADC.

Figure 26. (a) Conceptual block diagram of a five-stage pipelined ADC. (b) Illustration of the timing of the pipe operation and latency of the converter.

input signal is first decomposed into a number of contiguous successive approximation subconverters are used, then subfrequency bands (subbands) so that a specific ADC (subcon- stantial savings in die area can be obtained when compared verter) can be assigned to each subband signal. Due to the to flash converters. synthesis filters the linearity performance due to mismatches among the subconverters is substantially reduced. Similarly, the jitter problem that arises in the basic time-interleaved **OVERSAMPLING CONVERTERS** converter due to uneven sample timing, especially for highfrequency input signals, is also reduced by the filtering and The common characteristic of all the converters already dedownconversion stage. Besides, this type of QMF-based con- scribed herein concerns the uniform power spectral density of verter also incorporates the advantages of subband coding the quantization noise in the Nyquist band, that is, the fresuch that by appropriately specifying the resolution of the quency range from dc to half the conversion frequency. Hence, subconverters throughout the respective subbands the quan- their designation of Nyquist converters. In order to achieve tization noise can be separately controlled in each band, and high SNR, Nyquist converters must have a correspondingly the shape of the reconstruction error spectrum can be con- high conversion resolution, which, in turn, requires very high

depends solely on the resolution of the subconverters used. If achieved without too much difficulty for conversion resolu-

trolled as a function of the frequency. matching accuracy from the constituting elements responsible Theoretically, the overall resolution of a QMF-based ADC for the scaling operations in the converter. This can be

Figure 27. (a) Conceptual block diagram of a time-interleaved ADC and (b) illustration of its time multiplexed operation.

tions up to about 10-bits. For conversion resolutions above 10- quire sampling frequencies too high to be of much practical

brated converters alternative techniques have been sought to of an increase in complexity of the digital filters that are achieve equivalent high-resolution conversion within the lim- needed to extract the baseband signal from the high speed technology. Such conversion techniques are based on shaping be implemented rather efficiently by modern CMOS technolthe quantization noise of an oversampled signal, that is, ogy, oversampling converters have been making inroads in where its sampling frequency is much higher than the Ny- mixed-signal analog-digital integrated circuits for high perquist frequency, such that the resulting power spectral den- formance applications. The sections that follow describe the sity is significantly reduced within the frequency band of in- basic concepts and most relevant implementation techniques terest and increases outside such a band. Hence, the resulting of oversampling ADCs. converters are commonly known as oversampling converters.

The notion of using such artificially high sampling rates
and simple single-bit quantization to represent analog signals
Quantization Noise with Oversampling and Shaping has been of interest ever since the introduction of delta modu- To reduce the in-band noise power of an oversampled quanlation. However, the oversampling technique alone would re- tized signal beyond the value obtained for the uniform noise

bits self-calibration techniques should be employed to extend use. Subsequent developments introduced the methods of the matching accuracy of the elements above the inherent ac- negative feedback, noise shaping and higher-order modulacuracy provided by the technology. tors (18). These improvements allowed the practical imple-Because of the increased difficulty of designing self-cali- mentation of very high resolution converters at the expense its of matching accuracy that can be achieved with a given bit-stream produced by the modulator (19). Because these can

Figure 28. Block diagram of a time-interleaved ADC based on a quadrature-mirror filter (QMF) bank.

in Fig. 30 for an example in which an integrator is used to sion without the need for accurate components. produce a first-order noise shaping. Its operation can be intuitively understood from the theory of closed loop systems. Because in the baseband the integrator has a very large gain, the overall transfer characteristic is determined by the feed-
back branch and any nonlinearity in the feed-forward branch analysis of a $\Sigma\Delta$ modulator is not simple to do and any form tion will be determined solely by the linearity of this com-

are used, that is, one-bit resolution. This is called a single-bit noise level and spectrum, it must be nevertheless carefully first-order sigma-delta $(\Sigma \Delta)$ modulator and is represented by interpreted because it assumes first-order sigma-delta $(\Sigma \Delta)$ modulator and is represented by the circuit diagram shown in Fig. 31. It comprises an inte- oughly satisfied in most applications. grator for the filter function, a comparator with latch for the 1-bit quantizing function, and a switch to either $-V_{ref}$ or $+V_{ref}$ that realizes the 1-bit digital-to-analog conversion pro-

distribution, a specific noise shaping function should be per- from the incoming signal at the input of the modulator. Beformed, as illustrated in Fig. 29. A portion of the quantization cause of its simplicity and use of 1-bit converters the system noise is now pushed into higher frequencies, thereby improv- becomes very robust and precise. In particular, the implemening the equivalent bit-resolution in the signal bandwidth of tation of the 1-bit DAC renders such a structure inherently interest while keeping the oversampling ratio constant. Such linear, possibly yielding only offset and gain errors. Thus, the shaping effect can be obtained by means of the circuit shown $\Sigma\Delta$ modulator offers the potential for high resolution conver-

Analysis of First- and Second-Order $\Sigma\Delta$ Modulators

back branch and any nonlinearity in the feed-forward branch analysis of a $\Sigma\Delta$ modulator is not simple to do and any form
is attenuated by the large loop gain. The feedback branch con- of analytical solution is too comp is attenuated by the large loop gain. The feedback branch con- of analytical solution is too complex to be of much practical
sists of a digital-to-analog converter and the overall resolu- use. Therefore, a simplified linea sists of a digital-to-analog converter and the overall resolu-
tion will be determined solely by the linearity of this com- is used in which the comparator is replaced by an additive ponent.
An interesting case is when only two quantization levels of some important aspects of the modulator behavior, such as An interesting case is when only two quantization levels of some important aspects of the modulator behavior, such as
a used, that is, one-bit resolution. This is called a single-bit noise level and spectrum, it must be ne

First-Order $\Sigma \Delta$ **Modulator**

 $+V_{\text{ref}}$ that realizes the 1-bit digital-to-analog conversion pro-
viding the reconstruction of signal prior to the subtraction
corresponding linearized model of the modulator is represented in Fig. 32, where the integrator is modeled by a discrete-time function and the quantizer is modeled as a unity gain block with an additive noise source V_{φ} . It can be readily obtained that the transfer function for the input signal is given by

Figure 29. Effect of shaping the quantization noise. **Figure 30.** Oversampling and noise-shaping modulator.

$$
S(z) = \frac{V_{\text{out}}(z)}{V_{\text{in}}(z)} = z^{-1}
$$
 (21)

whereas the transfer function relative to the quantization noise source is given by

$$
Q(z) = \frac{V_{\text{out}}(z)}{V_{\text{Q}}(z)} = (1 - z^{-1})
$$
\n(22)

to yield the frequency response

$$
Q(f) = 2\sin\left(\frac{\pi f}{F_s}\right) \tag{23}
$$

Thus, while the input is unaffected throughout the modulator of the SNR, which corresponds to an equivalent increase of processing chain (apart from the delay term), the quantiza-
tion noise V_Q is filtered by a high-pas

the noise related transfer function given by Eq. (23), the total certain input waveforms (20). The reason is that the quanti-
quantization noise power in a frequency band from dc to f_c zation noise becomes highly correl the assumption that the quantization noise spectrum is white can be calculated from

$$
P_{\mathbf{Q}} = \int_0^{f_{\mathbf{c}}} \left(\frac{\mathbf{LSB}^2}{12}\right) \left(\frac{1}{F_{\mathbf{s}}/2}\right) \left[2\sin\left(\frac{\pi f}{F_{\mathbf{s}}}\right)\right]^2 df \qquad (24)
$$

$$
P_{\rm Q} = \left(\frac{\rm LSB^2}{12}\right) \left(\frac{\pi^2}{3}\right) \left(\frac{1}{\rm OSR}\right)^3\tag{25}
$$

$$
SNR = 10 \log \left[\frac{3}{2} (2^{N} - 1)^{2} \right] + 10 \log \left(\frac{3}{\pi^{2}} OSR^{3} \right)
$$
 (26)

$$
SNR(dB) = 9 \log_2(OSR) - 3.41
$$
 (27) stability.

Figure 32. Linearized model of the first-order $\Sigma\Delta$ modulator.

From the preceding expression it is now clear that each octave of the oversampling ratio leads to a 9 dB improvement

is no longer valid. Actually, the quantization noise is concentrated in discrete frequency bands that, when falling in the baseband, produce noise tones much above the noise level predicted by Eq. (25) . This effect can be attenuated by introducwhere, as previously indicated, LSB represents the quantizer signal happening a high frequency dither signal superimposed on the input
signal, thereby creating sufficient disturbance so as to destroy
the tones. However, t

Second-Order $\Sigma \Delta$ Modulator. By adding another integrator in the forward loop, a stronger reduction of low-frequency quantization noise is possible for the same oversampling raas a function of the quantization step and oversampling ratio
of the modulator. Hence, for a sine waveform with maximum
peak value of $(2^N - 1)(LSB/2)$ it results in a signal-to-noise
ratio given by
ratio given by
enter in and the corresponding noise tone power is very small. In applications where the input signal is sufficiently busy so as to completely randomize the quantization noise there is no need and which, for a 1-bit quantizer $(N = 1)$, can also be expressed
as
as to add a dither signal. Figure 33 shows the schematic dia-
gram of such a second-order oversampling modulator. The in-
ner second feedback loop has bee

> Two of the most common implementations of second-order modulators are represented by their linearized discrete-time models illustrated in Fig. 34. The first one, represented in Fig. 34(a), employs two delay-free integrators whereas the other one, represented in Fig. 34(b), employs a delayed integrator in the first stage and a different coefficient in the inner loop. The latter implementation allows more design flexibility due to the relaxed timing requirements, and smaller voltage swings on the integrator outputs (21).

From the linearized models represented in the preceding illustration (Fig. 34), it is readily seen that the signal is merely affected by a delay term corresponding to one clock period, in the case of the delay-free integrators, and two clock periods in the other case. Both forms of implementation pro-**Figure 31.** Schematic diagram of the first-order $\Sigma\Delta$ modulator. duce the same noise shaping effect determined by a high-pass

Figure 33. Schematic diagram of a second-order $\Sigma\Delta$ modulator with two feedback loops for operation stability.

$$
Q(z) = (1 - z^{-1})^2
$$
 (28)

yielding the frequency response

$$
Q(f) = \left[2\,\sin\left(\frac{\pi f}{F_s}\right)\right]^2\tag{29}
$$

$$
Q \cong \frac{\text{LSB}^2 \pi^4}{60} \left(\frac{1}{\text{OSR}}\right)^5 \tag{30}
$$

transfer function expressed as and which for a single-bit quantizer yields

(28)
$$
SNR(dB) = 15 \log_2(OSR) - 11.14
$$
 (31)

Therefore, each doubling of the oversampling ratio provides a 15 dB increase in the SNR, which gives an equivalent resolution increase of 2.5 bits.

Figure 36 compares the SNR characteristics obtained for It can be appreciated that while at low frequencies the quan-
tization noise will be strongly attenuated due to the second-
tering as well as for oversampling modulators with no noise tization noise will be strongly attenuated due to the second-
order noise shaping the high-frequency portion of the spec-
shaping function (zero-order). For example, in order to order noise shaping the high-frequency portion of the spec-
trum will be substantially amplified, as is illustrated in Fig. achieve an equivalent 12 bit of resolution with a second-order trum will be substantially amplified, as is illustrated in Fig. achieve an equivalent 12 bit of resolution with a second-order
action oversampling modulator a signal-to-poise ratio of 74 dB must 35.

Following a similar procedure as for the first-order modu-

lator, it can be shown that in both forms of implementation

the resulting quantization noise power at the output, in a fre-

quency band from dc to $f_c = F_s/$ such a second-order modulator would need an OSR of only 65, whereas a first-order modulator would required a much higher OSR of 600.

Figure 34. Linearized equivalent circuits of second-order $\Sigma\Delta$ modulators for two of the most popular implementations.

the case of first- and second-order $\Sigma\Delta$ modulators.

The general architecture of a complete ADC based on For the analog modulator, on the one hand, the parameters oversampling techniques is represented in Fig. 37. Besides of concern are the order of the filtering function an the analog modulator clocked at a high (oversampled) fre- ber of quantized bits. On the other hand, the relevant design quency, the system includes a digital filter, also clocked at the parameters for the digital decimator are the oversampling ra-
oversampling frequency, and an output register clocked at the tio, the word length at both the lower Nyquist frequency. The combined digital filter and out- tor and at the output of the system, and the required level of put register with different clock rates perform the so-called attenuation of the out-of-band noise. Next, we shall discuss decimation function of the converter, which purpose is to re- more advanced architecture options for designing oversammove the high-frequency noise components produced by the pled ADCs. shaping effect of the modulator.

Figure 38 depicts several time-domain waveforms and cor-
 Higher-Order Modulators. The oversampling ratio required

responding signal spectra that illustrate the operation of the

to meet a specific level of performance complete oversampling ADC. It is assumed that an input sig- low that needed in a first-order $\Sigma\Delta$ modulator by increasing nal band limited from dc to $f_c \ll F_s$ is sampled at the high- the order of the modulator. Higher-order noise shaping can frequency clock, as seen in Fig. 38(a). Next, the 1-bit quan- be accomplished by including a higher order filter, such as tized bit stream at the output of the modulator contains basi- additional integrators, in the forward path of the modulator. cally the baseband information from dc to f_c and a large However, higher-order modulators require careful attention amount of out-of-band quantization noise above f_c . The corre- to the placement of appropriate zeros i amount of out-of-band quantization noise above f_c . The corre- to the placement of appropriate zeros in the transfer function sponding time-domain waveform and frequency spectrum are of the analog filter (22.23) . Moreo sponding time-domain waveform and frequency spectrum are of the analog filter (22,23). Moreover, when a higher-order
depicted in Fig. 38(b). The out-of-band quantization noise is modulator is driven by a large input, the t then removed by means of the digital filter and which, at the is overloaded, causing an increase in the quantization noise.
same time, increases the length of the digital signal from 1 The increased quantization noise is a same time, increases the length of the digital signal from 1 The increased quantization noise is amplified by the analog
bit to the full N-bits resolution of the converter. The resulting filter, leading to instability in t spectrum is shown in Fig. 38(c). Finally, the output sampling ble, low-frequency oscillations. Thus, third- and higher-order rate is reduced by means of an *M*-fold down sampler in order modulators based on the use of a single two-level quantizer
to obtain to the required output conversion frequency and are potentially unstable and may require c

Figure 36. The SNR characteristics of oversampling modulators ond-order modulators. with zero-order (no noise shaping), first-order, and second-order noise The forgoing type of cascade architectures, called Multishaping as functions of the oversampling ratio. stAge noise SHaping (MASH) gives the advantage of achiev-

Figure 37. Block diagram of a complete oversampled ADC system, including an analog modulator and a digital decimator.

Figure 35. Shaping functions of the output quantization noise for $38(d)$. This last stage of the processing chain is called deci-
the case of first- and second-order $\Sigma \Lambda$ modulators.

The design of a complete oversampling ADC based on the preceding system architecture involves the selection of key System Aspects of Oversampling ADCs

ital decimator, bearing in mind the interaction between them.

The general architecture of a complete ADC based on For the analog modulator, on the one hand, the parameters of concern are the order of the filtering function and the numtio, the word length at both the output of the analog modula-

to meet a specific level of performance may be decreased bemodulator is driven by a large input, the two level quantizer filter, leading to instability in the form of large, uncontrollaare potentially unstable and may require circuitry to reset the thus yields the periodic (digital) spectrum illustrated in Fig. integrators when large signals are detected in the integrator outputs (24).

> **Cascaded Modulators.** The danger of having saturating limit cycles in high-order modulators can be avoided by cascading a number of first- and second-order $\Sigma\Delta$ modulators to produce the effect of high-order prediction. One such architecture is represented in Fig. 39 showing a cascade of two firstorder $\Sigma\Delta$ modulators. In this arrangement the second modulator takes at the input the quantization error of the first stage while the outputs of both modulators are combined together. In the combined output signal the first-stage quantization error is removed, thus leaving only the error corresponding to the second modulator stage. The technique can generally be extended to more than two stages and to both first- and sec-

Figure 38. Time-domain waveforms and signal spectra throughout the processing chain of an oversampling ADC. (a) Sampled input analog signal. (b) Digital bitstream signal. (c) Digitally filtered signal. (d) Decimated digital signal.

Figure 39. Second-order noise shaping by cascading two first-order modulators.

ble modulator stages (25–28). Rather than regarding the resampled at the Nyquist rate without being corrupted MASH architecture as a method of obtaining high-order cir-
the folded-back components of the high frequency nois MASH architecture as a method of obtaining high-order cir- the folded-back components of the high frequency noise.
cuits, it is usually more correct to regard it as a means of Fairly simple digital filters would suffice to cuits, it is usually more correct to regard it as a means of Fairly simple digital filters would suffice to remove only
enhancing the performance of the first modulator in the cas- quantization noise because it rises slowl enhancing the performance of the first modulator in the cas- quantization noise because it rises slowly, for example at 12
cade. For example, a modulator composed of a second-order dB per octave for the case of a second-or cade. For example, a modulator composed of a second-order dB per octave for the case of a second-order modulation. By
sigma-delta circuit followed by a first-order circuit has attrac- contrast, highly selective filters are sigma-delta circuit followed by a first-order circuit has attrac- contrast, highly selective filters are usually needed to remove tive properties. Unfortunately, however, these modulators are sensitive to the opamp finite dc gain as well as to mismatches rather expensive when operated at high sample rates. Thereamong the circuit parameter values. Their resolution is usu- fore, in practice, the decimator filter is usually implemented ally determined by how well individual modulators are in two stages, as seen in Fig. 40. First, there is a decimator matched. Specifically, in switched-capacitor implementations, with output at four times the Nyquist rate and which is decascaded modulators require close capacitance matching, high signed predominantly to remove the quantization noise comopamp dc gain, and nearly complete settling of the integra- ponent that is dominant at high frequencies. The second-

a given modulator operating speed, sophisticated modulator designed to suit the application. architectures such as the ones discussed above do not neces- A convenient filter for the first stage of decimation is based sarily ease the performance required on the overall circuit. on the Sinc function expressed as For example, a larger percentage of the thermal noise introduced by the sampling switches in switched capacitor integrators falls in the baseband. To maintain the dynamic range, \sim the capacitors must be increased accordingly. This implies proportionally higher-load capacitances on the operational amplifiers in the integrators. Also, the complexity of the anti- where M is the decimation factor and k is the order of the aliasing filter that precedes the modulator and the decimator filter. This filter is very eas aliasing filter that precedes the modulator and the decimator filter. This filter is very easy to implement as it requires no
filter following it are increased. Their attenuation specifica- multipliers. It has the advantag filter following it are increased. Their attenuation specifica- multipliers. It has the advantage of having zeros at the multi-
tions are tighter because the sampling rate is lower with re-
ples of the output sample freque tions are tighter because the sampling rate is lower with respect to the baseband. The baseband components that would otherwise be aliased into the base-

single-bit modulators is that the linearity of the feedback to suppress the high frequency quantization noise adequately. DAC is inherently ideal, besides being extremely simple for Eventually, the order of the decimating filter can be made implementation. Single-bit modulators, however, also have equal to that of the modulator, in order to reduce the implethe disadvantage of a large amount of quantization noise, mentation complexity. However, this results in some degradawhich may easily cause saturation and lead to potential insta-
bility conditions. Multibit quantizers, by contrast, generally for the implementation of a third-order Sinc filter is illusbility conditions. Multibit quantizers, by contrast, generally provide improved stability conditions of the $\Sigma\Delta$ modulators, trated in Fig. 41.

especially in the case of higher order modulators, as well as minimization of the occurrence of idle tones. However, modulators based on a quantizer with more than two levels place stringent linearity demands on the DAC in the feedback loop and generally require sophisticated linearization techniques (29–32).

Figure 40. A two-stage architecture for designing the digital decima- **Decimation Filter.** The output of the modulator represents tor using only FIR filter sections. the input signal together with its spurious out-of-band components, quantization noise, and noise or interference that may have entered the analog circuits. As already discussed, the digital filter in the general architecture of Fig. 36 serves to ing high-order noise shaping functions using inherently sta-
ble modulator stages (25–28). Rather than regarding the resampled at the Nyquist rate without being corrupted with

tor outputs. Stage filter resamples the signal at the Nyquist rate and Despite their attractive features, which allow lower defines the baseband cut-off characteristics. Typically this is oversampling ratios and, therefore, higher conversion rate for the most complex and larger circuit and sh the most complex and larger circuit and should be carefully

$$
Sinc_{k} = \left(\frac{1}{M} \frac{1 - z^{-M}}{1 - z^{-1}}\right)^{k}
$$
 (32)

band with the decimation operation (33–35). The order of this *N***-Bit Quantizer.** As previously discussed, the advantage of filter should be equal to the modulator order plus one in order

Figure 41. Typical architecture of a third-order Sinc filter for digital decimation.

- for telecommunications applications. In J. E. France and Y. Tsiv*nications and Signal Processing, Engelwood Cliffs: Prentice-*
- *Circuits,* **SC 22**: 921–929, 1987. *tems,* **CAS-25**: 427–436, 1978.
- of S/H, A/D, and D/A circuits, *IEEE Trans. Circuits Systems*, ing sigma-delta $CAS-95: 419: 431-440. 1990$. **CAS-25**: 419–426, 1978.
- high-speed sampling systems, *IEEE J. Solid-State Circuits*, **25**: **conversion,** *Circuits*, **26**: 1746–1756, 1991. *Circuits*, **26**: 1746–1756, 1991.
-
-
- 7. P. Li et al., A ratio-independent algorithmic analog-to-digital con-
version technique, IEEE J. Solid-State Circuits, SC-19: 828-
926-1084 novel class of dynamic element matching techniques,
-
-
- A. G. F. Dingwall and V. Zazzu, An 8-MHz CMOS subranging 8- 32. R. T. Baird and T. S. Fiez, Linearity enhancement of multibit $\Delta \Sigma$
bit A/D converter, IEEE J. Solid State-Circuits, **SC-20**: 1138-
A/D and D/A converters u
- 11. B. Song, S. Lee, and M. F. Tompsett, A 10-b 15-MHz CMOS re- 762, 1995.
cycling two-step A/D converter, IEEE J. Solid-State Circuits, 25: $\frac{25}{33}$ S. Chu and
-
- 13. S. H. Lewis and P. R. Gray, A pipelined 5-Msample/s 9-bit ana- *Process.,* New York, April 11–14, 1988, pp. 2001–2004. log-to-digital converter, *IEEE J. Solid-State Circuits,* **SC-22**: 954– 35. B. P. Brandt and B. Wooley, A low-power, area-efficient digital
- 14. B. Song, M. F. Tompset, and K. R. Lakshmikumar, A 12-bit 1- *cuits,* **29**: 679–687, 1994. Msample/s capacitor error-averaging pipelined A/D converter, *IEEE J. Solid-State Circuits,* 23: 1324–1333, 1988. JOSÉ EPIFANIO DA FRANCA
- 15. W. C. Black, Jr. and D. A. Hodges, Time interleaved converter CARLOS AZEREDO LEME arrays, *IEEE J. Solid-State Circuits*, **SC-15**: 1022–1029, 1980. JOÃO CALADO VITAL
- 16. C. S. G. Conroy, D. W. Cline, and P. R. Gray, An 8-b 85-MS/s Instituto Superior Técnico parallel pipeline A/D converter in 1μ m CMOS, *IEEE J. Solid-State Circuits,* **28**: 447–454, 1993.
- 17. J. Franca, A. Petraglia, and S. Mitra, Multirate analog-digital **ANALYSIS AND DESIGN ALGORITHMS FOR CON**-
systems for signal processing and conversion, *Proc. IEEE*, 85: **TROL SYSTEMS.** See SOFTWARE FOR CONTROL SYSTEM

- 18. S. Norsworthy, R. Schreier, and G. Temes, *Delta-Sigma Data Converters, Theory, Design and Simulation,* New York: IEEE **ANALYSIS, CEPSTRAL OF SPEECH.** See CEPSTRAL Press, 1997. ANALYSIS OF SPEECH.
- 19. J. C. Candy, A use of double integration in sigma delta modula- **ANALYSIS, COST.** See COST ANALYSIS. tion, *IEEE Trans. Commun.,* **COM-33**: 249–258, 1985. **ANALYSIS, COST-BENEFIT.** See COST-BENEFIT ANALYSIS.
- 20. J. C. Candy and O. J. Benjamin, The structure of quantization **ANALYSIS, INTERVAL, FOR CIRCUITS.** See INTERVAL noise from sigma-delta modulation, *IEEE Trans. Commun.*, ANALYSIS FOR CIRCUITS
- B. E. Boser and B. A. Wooley, The design of sigma-delta modula-
tion analog-to-digital converters, IEEE J. Solid-State Circuits, 23:
1298–1308, 1988.
ANALYSIS, OF CIRCUITS IN THE FREQUENCY DO-
MAIN. See FREQUENCY-DOMAI
- 22. K. S. Chao et al., A higher order topology for interpolative modu-
22. K. S. Chao et al., A higher order topology for interpolative modu-
ANALYSIS OF FAILURE MODES AND EFFECTS. lators for oversampling A/D converters, *IEEE Trans. Circuits Syst.,* **37**: 309–318, 1990. See FAILURE MODES AND EFFECTS ANALYSIS.
- **BIBLIOGRAPHY** 23. D. R. Welland et al., A stereo 16-bit delta-sigma A/D converter for digital audio, *J. Audio Eng. Soc.,* **37** (6): 476–486, 1989.
- 1. P. R. Gray and R. R. Neff, Analog-digital conversion techniques 24. S. Mohsen Moussavi and B. H. Leung, High-order single-stage for telecommunications annications In J. F. France and Y. Tsiv-
for telecommunications anni idis (eds.), *Design of Analog-Digital VLSI Circuits for Telecommu-* back loops, *IEEE Trans. Circuits Syst.-II: Analog Digital Signal*
- Hall, 1994. 25. Y. Matsuya et al., A 16-bit oversampling A-to-D conversion tech-2. A. Gersho, Principles of quantization, *IEEE Trans. Circuits Sys-* nology using triple-integration noise shaping, *IEEE J. Solid-State*
- 3. S. K. Tewksbury et al., Terminology related to the performance 26. M. Rebeschini et al., A 16-bit 160-kHz CMOS A/D converter us-
of S/H A/D and D/A circuits IEEE Trans Circuits Systems ing sigma-delta modulation, IEEE J
- 27. B. P. Brandt and B. A. Wooley, A 50-MHz multibit sigma-delta 4. M. Shinagawa, Y. Akazawa, and T. Wakimoto, Jitter analysis of 27. B. P. Brandt and B. A. Wooley, A 50-MHz multibit sigma-delta 6. high-speed sampling syst
- 28. G. Yin and W. Sansen, A high-frequency and high-resolution 5. J. Robert et al., A 16-bit low-voltage CMOS A/D converter, *IEEE*
- *J. Solid-State Circuits*, **SC-22**: 157–163, 1987.

6. J. Robert and P. Deval, A second-order high-resolution incremental A/D converter with offset and charge injection compensation,

tal A/D converter with offset and cha
- 836, 1984.

8. M. J. Demler, *High-Speed Analog-to-Digital Conversion*, New *IEEE Trans. Circuits Syst.-II: Analog Digital Signal Process.*, 39:

8. M. J. Demler, *High-Speed Analog-to-Digital Conversion*, New $35-51$, 199
- *IEEE J. Solid-State Circuits,* **SC-21**: 976–982, 1986. *Circuits,* **³⁰**: 453–460, 1995.
	- bit A/D converter, *IEEE J. Solid State-Circuits,* **SC-20**: 1138– A/D and D/A converters using data weighted averaging, *IEEE* 1143, 1985. *Trans. Circuits Syst.-II: Analog Digital Signal Process.,* **42**: 753–
- cycling two-step A/D converter, IEEE J. Solid-State Circuits, 25: 33. S. Chu and S. Burrus, Multirate filter designs using comb filters,
1328–1338, 1990.
12. B. Razavi and B. A. Woolev. A 12-b 5-Msample/s two-step CMOS 34
	- B. Razavi and B. A. Wooley, A 12-b 5-Msample/s two-step CMOS 34. E. Dijkstra et al., On the use of modulo arithmetic comb filters A/D converter, IEEE J. Solid-State Circuits, 27: 1667–1678, 1992. in sigma delta modulators,
		- filter for decimation and interpolation, *IEEE J. Solid-State Cir-*

-
-
-
-
- noise from sigma-delta modulation, *IEEE Trans. Commun.,* ANALYSIS FOR CIRCUITS.
COM-29: 1315–1323, 1981. **ANALYSIS, NETWORK.** See NETWORK ANALYSIS USING
21. B. E. Boser and B. A. Wooley, The design of sigma-delta modula
	-
	-

ANALYSIS OF MICROWAVE AND MILLIMETER-

WAVE STRUCTURES. See SPECTRAL-DOMAIN ANALYSIS. **ANALYSIS OF RELIABILITY DATA.** See STATISTICAL ANALYSIS OF RELIABILITY DATA.

ANALYSIS, QUALITATIVE OR DYNAMIC CIR-

CUITS. See QUALITATIVE ANALYSIS OF DYNAMIC CIRCUITS.

ANALYSIS, SENSITIVITY. See SENSITIVITY ANALYSIS.

ANALYSIS, SPEECH. See SPEECH ANALYSIS; SPEECH

PROCESSING

ANALYSIS, SYSTEMS. See SYSTEMS ANALYSIS.

ANALYSIS, TRANSIENT. See TRANSIENT ANALYSIS.

ANALYZER, POWER SYSTEM. See POWER SYSTEM MEA-SUREMENT.

ANIMATION, COMPUTER. See COMPUTER ANIMATION. **ANNUNCIATORS.** See ALARM SYSTEMS.