

Figure 1. General analog signal processing circuit.

In recent years, the trend to smaller and cheaper electronic systems has resulted in mixed-mode integrated systems where both digital and analog signal processing circuits are manufactured in the same chip (3).

Analog signal processing circuits can be divided in two categories: linear and nonlinear circuits. Among linear circuits for signal processing are filters (4) which use amplifiers, adders, and integrators. High-frequency signal processing is an area where analog circuits are the main signal processors.

For nonlinear analog signal processing, the most important circuits are data converters, where comparators are widely used, as well as adders and integrators. Instrumentation and control (5) are also areas that use analog signal processing circuits intensively, for example, to measure ac signals or to control positioning motors.

This article is divided into two parts. The first part covers linear circuits, such as adders and integrators, and circuits that use them, such as filters. The second part covers nonlinear circuits, such as comparators, limiters, log and antilog amplifiers, and their applications. Because most analog signal processing circuits use operational amplifiers, a brief section on op-amps is included.

OPERATIONAL AMPLIFIERS

An operational amplifier (op-amp), shown in Fig. 1, is a threeterminal device that has a high-input impedance Z_{in} , a low output impedance Z_0 , and a very high gain $A(6)$. For an ideal op-amp, these quantities are

$$
Z_{\text{in}} \to \infty
$$

\n
$$
Z_{\text{o}} = 0
$$

\n
$$
A \to \infty
$$
\n(1)

The op-amp input–output relationship is given by

$$
V_{\text{out}} = A(V_{+} - V_{-})
$$
\n⁽²⁾

The input terminal with a plus sign is called the noninverting **input, and the input terminal with a minus sign is called the inverting input.** ANALOG PROCESSING CIRCUITS

Analog signal processing is still the primary mode of signal processing in many applications, despite the tremendous development in digital signal processing circuitry. For example, at high frequencies signal processing is implemented with very simple analog circuits. Very low-power applications are also realized with analog circuitry. In addition, even in systems using digital signal processing, it is necessary to include − some form of analog signal processing and data conversion as an interface for analog systems (1,2). **Figure 2.** Operational amplifier characteristics.

J. Webster (ed.), Wiley Encyclopedia of Electrical and Electronics Engineering. Copyright \odot 1999 John Wiley & Sons, Inc.

Figure 3. Operational amplifier macromodel.

The op-amp variables are shown in Fig. 1. In addition to Eqs. (1) and (2), the very high input impedance forces

$$
I_+ = I_- = 0 \tag{3}
$$

A macromodel for an ideal op-amp, where $A \to \infty$, is given in Fig. 2. Note that $Z_0 = 0$, and $Z_{\text{in}} \to \infty$. Furthermore, because V_{out} is finite when $A \to \infty$, $(V_+ - V_-)$ must be very small. That **Figure 5.** Inverting amplifier. (a) Circuit; (b) block, diagram. is,

$$
V_{+} = V_{-} \tag{4}
$$

Another type of op-amp that has the macromodel shown in Fig. 3, also has a high input impedance, but it has as the In addition, because $V = 0$ due to the infinite op-amp gain. output variable an output current given by (6)

$$
I_{\text{out}} = g_{\text{m}}(V_{+} - V_{-})\tag{5}
$$

Note that now the output impedance is infinite because the output element is a current source. The value of the transcon-
ductance g_m is a function of the bias current *I*_{bias}. Thus, $i_F = \frac{V_{\text{out}}}{R_F}$

$$
g_{\rm m} = g_{\rm m}(I_{\rm bias}) \tag{6}
$$
 Thus,

Because the gain factor for this op-amp is the transconductance g_m , this op-amp is called an operational trasconductance amplifier (OTA). The symbol for an OTA is shown in Fig. 4. which can be rewritten as Usually, the OTA has a higher operating frequency than the conventional voltage mode op-amp and thus, it is usually found in high-frequency circuits.

The simplest circuit in linear signal processing is the in- $R_F = R$ as shown in Fig. 6. Now let us consider the circuit verting amplifier (2) shown in Fig. 5(a). Because no current flows into the inverting input of the op-amp, by Kirchhoff's

V⁺ = *V*[−] (4) current law

$$
I_{\text{in}} + I_{\text{F}} = 0\tag{7}
$$

 $I_{\text{in}} = \frac{V_{\text{in}}}{R_{\text{in}}}$ (8)

and

$$
i_{\rm F} = \frac{V_{\rm out}}{R_{\rm F}}\tag{9}
$$

$$
\frac{V_{\text{in}}}{R_{\text{in}}} + \frac{V_{\text{out}}}{R_{\text{F}}} = 0 \tag{10}
$$

$$
V_{\text{out}} = -\frac{R_{\text{F}}}{R_{\text{in}}} V_{\text{in}} \tag{11}
$$

Thus, the output voltage is given by the product of the input voltage and the inverting amplifier gain $-R_F/R_{\text{in}}$. Figure 5(b) **LINEAR CIRCUITS FOR SIGNAL PROCESSING** shows a block diagram for the inverting amplifier. An inverting unity gain amplifier is obtained by making R_{in} =

Figure 4. OTA macromodel. **Figure 6.** Inverting adder. (a) Circuit; (b) block diagram.

Figure 7. Two input inverting adder. (a) Circuit; (b) block diagram.

$$
I_1 = \frac{V_1}{R_1}
$$
\n
$$
I_2 = \frac{V_2}{R_2}
$$
\n
$$
\vdots
$$
\n(12a)\n(12b)

and

$$
I_{\rm F} = \frac{V_{\rm o}}{R_{\rm F}}\tag{13}
$$
 Thus,

Furthermore, because no current flows into the inverting in-
put, by Kirchhoff's current law

$$
I_1 + I_2 + \dots + I_n + I_F = 0 \tag{14}
$$

$$
\frac{V_1}{R_1} + \frac{V_2}{R_2} + \dots + \frac{V_n}{R_n} + \frac{V_o}{R_F} = 0
$$
\n(15)

Solving for *V*o,

$$
V_{o} = -\frac{R_{F}}{R_{1}}V_{1} - \frac{R_{F}}{R_{2}}V_{2} - \dots - \frac{R_{F}}{R_{n}}V_{n}
$$
(16)

shown in Fig. 7 (8). The currents i_k are Thus, we have obtained an inverting adder. Each input is amplified by the factor $-R_F/R_i$. A block diagram for the inverting adder is shown in Fig. 7(b).

> EXAMPLE 1. Figure 8(a) shows a two-input inverting adder. The output voltage is given by

$$
V_o = -\frac{10 \,\text{k}\Omega}{5 \,\text{k}\Omega} V_1 - \frac{10 \,\text{k}\Omega}{1 \,\text{k}\Omega} V_2 \tag{17}
$$

$$
V_{\rm o} = -2V_1 - 10V_2 \eqno{(18)}
$$

A block diagram is shown in Fig. 8(b).

A more general inverting adder (2) is shown in Fig. 9.
Here each impedance Z_i is given by the T-circuit in Fig. Thus,
Thus, The input short circuit impedances at nodes 1 and 2
10. The input short circuit impedances at nodes 1 and 2 are given by

$$
Z_{sc}(s) = \frac{V_1(s)}{I_2(s)}\Big|_{V_2(s) = 0} = \frac{V_2(s)}{I_1(s)}\Big|_{V_1(s) = 0}
$$

=
$$
\frac{Z_1(s)Z_2(s) + Z_2(s)Z_3(s) + Z_1(s)Z_3(s)}{Z_2(s)}
$$
(19)

Figure 8. General inverting adder.

(**b**)

−

 $10 k\Omega$ 10 k Ω

W

 $R_2 = ?$

 $V_0 = -100 V_1$

+

 V_1 10 kΩ

$$
I_2 = \frac{V_0 - V_1}{R_2} \tag{23}
$$

As with the inverting adder, Kirchhoff's current law at node Using Kirchhoff's current law at the inverting input node, V_g gives

$$
\frac{V_1(s)}{Z_1(s)} + \frac{V_2(s)}{Z_2(s)} + \dots + \frac{V_n(s)}{Z_n(s)} + \frac{V_o(s)}{Z_o(s)} = 0
$$
 (20)

Solving for V_0 ,

$$
V_o(s) = -\frac{Z_o(s)}{Z_1(s)} V_1(s) - \frac{Z_o(s)}{Z_2(s)} V_2(s) - \dots - \frac{Z_o(s)}{Z_n(s)} V_N(s) \quad (21)
$$
 Solving for V_o ,

EXAMPLE 2. We want the circuit shown in Fig. 11 to have an inverting gain of 100. By solving Eq. (19) with $R_1 = R_3$ = $10 \text{ k}\Omega$, $R_2 = 102.04 \Omega$.

A noninverting amplifier is shown in Fig. 12. Because the op-amp forces the inverting input voltage to be equal to the We readily see that the amplification factor for the nonin-
noninverting input voltage, the currents I_1 and I_2 are given verting amplifier is always great noninverting input voltage, the currents I_1 and I_2 are given by

$$
I_1 = \frac{V_1}{R_1}
$$
 with

 R_{2}

Figure 11. Noninverting amplifier.

$$
I_2 = I_1 \tag{24}
$$

Thus,

 R_{2} $=\frac{V_1}{P}$ R_{1} (25)

$$
V_o = \frac{R_1 + R_2}{R_1} V_1
$$

= $\left(1 + \frac{R_2}{R_1}\right) V_1$ (26)

EXAMPLE 3. If we desire to design a noninverting amplifier with a gain of 3, we can choose $R_2 = 2 \text{ k}\Omega$ and $R_1 = 1 \text{ k}\Omega$.
Thus,

$$
1 + \frac{R_2}{R_1} = 1 + \frac{2 k \Omega}{1 k \Omega} = 3
$$
 (27)

The final circuit is shown in Fig. 13.

Figure 10. Amplifier with a gain of 100. **Figure 12.** Noninverting amplifier with a gain of three.

Figure 13. General noninverting amplifier.

$$
V_o(s) = \left[1 + \frac{Z_2(s)}{Z_1(s)}\right] V_1(s)
$$
\n(28)

As before, the gain is noninverting and greater than unity. If $Z_2(s) = 0$ (short circuit), the circuit equation is which gives the input voltage difference amplified by the fac-

$$
V_o(s) = V_1(s) \qquad \text{for } R_o/R_1.
$$

effect and can be deleted (an open circuit.) The resulting circuit, shown in Fig. 15 is also called a voltage follower because the output voltage follows the input voltage. Now let us consider the circuit (9) in Fig. 16. Voltage V_{+} is given by

$$
V_{+} = \frac{R_3}{R_2 + R_3} V_2 \tag{30}
$$

Using superposition, voltage V_{-} is given by

$$
V_{-} = \frac{R_{\rm o}}{R_{\rm o} + R_1} V_1 + \frac{R_1}{R_{\rm o} + R_1} V_2 \tag{31}
$$

Because the op-amp forces both voltages V_{-} and V_{+} to be equal,

$$
\frac{R_3}{R_2 + R_3} V_2 = \frac{R_0}{R_0 + R_1} V_1 + \frac{R_1}{R_0 + R_1} V_2 \tag{32}
$$

Solving for *V*o,

$$
V_o = \frac{R_3 (R_o + R_1)}{R_1 (R_2 + R_3)} V_2 - \frac{R_o}{R_1} V_1
$$
 (33)

Figure 15. Differential amplifier.

A general inverting amplifier is shown in Fig. 14. Simi-
larly to the noninverting amplifier, the output voltage is given
by
 $\frac{1}{2}$ and $R_0 = R_3$ and $R_1 = R_2$, we can write Eq. (33)
as

$$
V_0 = \frac{R_0}{R_1}(V_2 - V_1) \tag{34}
$$

that is, we have a unity gain amplifier. Note that $Z_1(s)$ has no
effect and can be deleted (an open circuit.) The resulting cir-
voltage is given by

$$
V_{o} = 10(V_{2} - V_{1})
$$

Figure 14. Voltage follower. **Figure 16.** Differential amplifier with a gain of 10.

ANALOG PROCESSING CIRCUITS 499

 $1 k\Omega$ 10 kΩ *V*1 − *V*o + $1 k\Omega$ 10 k Ω V_{α} \mathcal{M}

Figure 17. General inverting and noninverting amplifier. and because for an ideal op-amp,

By choosing $R_0 = R_3 = 10 \text{ k}\Omega$ and $R_1 = R_2 = 1 \text{ k}\Omega$ in Fig. 16, from Eqs. (35)–(39) we can write we obtain the desired output voltage. The final circuit realization is shown in Fig. 17.

A differential amplifier (2) can be extended to the general combined inverting and noninverting amplifier shown in Fig. and 18. Kirchhoff 's current law at nodes A and B gives

$$
V_{A} \left[\frac{1}{Z_{IS}(s)} + \frac{1}{Z_{I1}(s)} + \dots + \frac{1}{Z_{Im}(s)} + \frac{1}{Z_{o}(s)} \right]
$$

=
$$
\frac{V_{o}(s)}{Z_{o}(s)} + \sum_{i=1}^{m} \frac{V_{Ii}(s)}{Z_{Ii}(s)} \quad (35)
$$

$$
V_{\rm B} \left[\frac{1}{Z_{\rm NS}(s)} + \frac{1}{Z_{\rm N1}(s)} + \dots + \frac{1}{Z_{\rm Nn}(s)} \right] = \sum_{k=1}^{n} \frac{V_{\rm Nk}(s)}{Z_{\rm Nk}(s)} \tag{36}
$$

Figure 18. Inverting and noninverting adder.

Defining impedances $Z_A(s)$ and $Z_B(s)$ by

$$
\frac{1}{Z_{\rm A}(s)} = \left[\frac{1}{Z_{\rm IS}(s)} + \sum_{i=1}^{m} \frac{1}{Z_{\rm I}(s)} + \frac{1}{Z_{\rm o}(s)} \right] \tag{37}
$$

and

$$
\frac{1}{Z_{\rm B}(s)} = \left[\frac{1}{Z_{\rm NS}(s)} + \sum_{k=1}^{n} \frac{1}{Z_{\rm Nk}(s)} \right]
$$
(38)

$$
V_{\rm A} = V_{\rm B} \tag{39}
$$

$$
\frac{V_{\rm A}}{Z_{\rm A}(s)} = \frac{V_{\rm o}(s)}{Z_{\rm o}(s)} + \sum_{i=1}^{m} \frac{V_{\rm Ii}(s)}{Z_{\rm Ii}(s)}\tag{40}
$$

$$
\frac{V_{\rm B}}{Z_{\rm B}(s)} = \sum_{k=1}^{n} \frac{V_{\rm Nk}(s)}{Z_{\rm Nk}(s)}\tag{41}
$$

Finally, from Eqs. (40) and (41) together with Eq. (39), we can write

and
$$
\frac{V_o}{Z_o(s)} = \sum_{i=1}^{m} \frac{V_{Ii}(s)}{Z_{Ii}(s)} + \frac{V_{B}}{Z_{A}(s)}
$$
(42)

Solving for V_{ω} ,

$$
V_o(s) = Z_o(s) \left[\frac{Z_B(s)}{Z_A(s)} \sum_{k=1}^n \frac{V_{Nk}(s)}{Z_{Nk}(s)} - \sum_{i=1}^m \frac{V_{Ni}(s)}{Z_{Ii}(s)} \right]
$$
(43)

This equation allows us to design combined inverting and noninverting adders. Each inverting input has a gain

$$
G_{\text{I}i}(s) = -\frac{Z_{\text{o}}(s)}{Z_{\text{I}i}(s)}\tag{44}
$$

and each noninverting input has a gain given by

$$
G_{\rm Nk}(s) = \frac{Z_{\rm B}(s)}{Z_{\rm A}(s)} \frac{Z_{\rm o}(s)}{Z_{\rm Nk}(s)}\tag{45}
$$

The values of $Z_{IS}(s)$ and $Z_{NS}(s)$ can be picked such that $Z_A(s) = Z_B(s)$, so that the noninverting gains are given by

$$
G_{\rm Nk}(s) = \frac{Z_{\rm o}(s)}{Z_{\rm Nk}(s)}\tag{46}
$$

EXAMPLE 5. Consider the circuit in Fig. 19(a). Suppose we want

$$
V_0 = 2V_{\rm N1} + 3V_{\rm N2} - 4V_{\rm I1} - 2V_{\rm I2}
$$

500 ANALOG PROCESSING CIRCUITS

Figure 19. Inverting and noninverting amplifier. (a) Schematic circuit; (b) block diagram.

We start by picking $R_0 = 100 \text{ k}\Omega$. We set $R_A = R_B$ by a proper From Eqs. (37) and (38) choice of R_{IS} and R_{NS} (usually this can be done by making any $one infinite.$ *R*rom our desired output

$$
G_{N1} = 2
$$

\n
$$
G_{N2} = 3
$$

\n
$$
G_{11} = -2
$$

\n
$$
G_{12} = -2
$$

From Eq. (46) for the noninverting gains

$$
R_{\rm N1} = \frac{R_{\rm o}}{G_{\rm N1}} = \frac{100\,\rm k\Omega}{2} = 50\,\rm k\Omega
$$

and

$$
R_{\rm N2} = \frac{R_{\rm o}}{G_{\rm N2}} = \frac{100\,\rm k\Omega}{3} = 33.3\,\rm k\Omega
$$

$$
R_{11} = \frac{R_{\rm o}}{G_{11}} = \frac{100\,\rm k\Omega}{2} = 50\,\rm k\Omega
$$

and

$$
R_{\rm I2} = \frac{R_{\rm o}}{G_{\rm I2}} = \frac{100\,\rm k\Omega}{2} = 50\,\rm k\Omega
$$

Figure 20. Miller inverting integrator. **Figure 21.** Lossy inverting integrator.

$$
\begin{aligned} R_{\rm A} &= R_{\rm IS} \| R_{\rm I1} \| R_{\rm I2} \| R_0 = R_{\rm IS} \| 20 \, \text{k}\Omega \\ R_{\rm B} &= R_{\rm NS} \| R_{\rm N1} \| R_{\rm N2} = R_{\rm NS} \| 25 \, \text{k}\Omega \end{aligned}
$$

By setting $R_{\text{IS}} = \infty$,

$$
R_{\rm A} = 20\,\rm k\Omega
$$

Then, the value that makes $R_A = R_B$ is

$$
R_{\rm NS}=100\,\rm k\Omega
$$

The final circuit is shown in Fig. 19(b), and a block diagram is shown in Fig. 19(c).

INTEGRATORS

Integrators are basic building blocks in analog signal processing (10). For example, state variable filters such as the KHN (11) and Tow–Thomas (12) filters are based on integrators within a loop. The most popular integrator circuit is and for the inverting gains the inverting Miller integrator depicted in Fig. 20. For an ideal op-amp, its transfer function is given by

$$
\frac{V_{\text{out}}}{V_{\text{in}}} = -\frac{1}{sRC} \tag{47}
$$

As can be seen, this integrator has its pole at the origin.

Another widely used integrator circuit is the inverting lossy integrator shown in Fig. 21. Its transfer function is

$$
\frac{V_{\text{out}}}{V_{\text{in}}} = -\frac{\frac{1}{R_1 C}}{s + \frac{1}{R_2 C}}
$$
(48)

From this transfer function we see that a pole is located on the negative real axis at Δn option for high-frequency applications is using an opera-

$$
s = -\frac{1}{R_2 C} \tag{49}
$$

Now if we take into account the finite op-amp gain A_0 , routine circuit analysis gives the inverting Miller integrator transfer function as

$$
\frac{V_{\text{out}}}{V_{\text{in}}} = -\frac{A_0}{1 + (1 + A_0)sRC} \tag{50}
$$

$$
s = -\frac{1}{(1 + A_0)RC} \tag{51}
$$

Because A_0 is very large, this pole is very close to the origin but on the negative real axis. Thus, the Miller integrator for

are the op-amp dc offset voltage and bias current (8). Because function achieved is given by

Figure 23. (a) Non-inverting integrator. (b) Inverting integrator.

Figure 22. OTA based integrator. **Figure 24.** OTA-based lossy integrator with external resistor.

of these dc errors, the integrator output consists of two com- given by ponents, namely, the integrator signal term and an error term. Thus, now V_{out} is given by

(48)
$$
V_{\text{out}}(t) = -\frac{1}{RC} \int V_{\text{in}}(t) dt + \frac{1}{RC} \int V_{\text{os}}(t) dt + \frac{1}{C} \int I_{\text{D}}(t) dt + V_{\text{DS}}
$$
(52)

tional transconductance amplifier (OTA). Because *I*out $g_m(V_+ - V_-)$ in an OTA, by loading the OTA with a capacitor, as shown in Fig. 22, we obtain (13)

$$
V_{\text{out}} = \frac{I_{\text{out}}}{sC} = \frac{g_{\text{m}}(V_{+} - V_{-})}{sC}
$$
 (53)

If any one of the input voltages is zero, we obtain either an inverting or a noninverting integrator, as shown in Fig. 23 for an inverting integrator. Note that OTA-based integrators are Note that the pole shifts from the origin to a location on the the circuit in Fig. 24. In this case the transfer function is negative real axis given by given by

$$
\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{\frac{g_{\text{m}}}{C}}{s + \frac{1}{RC}}
$$
(54)

very high frequencies behaves like a lossy integrator. We can also realize a lossy integrator by producing a resistor
Other sources of error in the inverting Miller integrator with the OTA, as shown in Fig. 25. In this cas with the OTA, as shown in Fig. 25. In this case the transfer

$$
\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{\frac{g_{\text{m}}}{C}}{s + \frac{g_{\text{m}}}{C}}
$$
(55)

If we require realizing Eq. 55 with different numerator and denominator coefficients, then we can use an additional OTA to produce the resistor, as shown in Fig. 26. The resulting

Figure 25. OTA-based lossy integrator without external resistor.

 $transfer function is given by$

$$
\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{\frac{g_{\text{m1}}}{C}}{s + \frac{g_{\text{m2}}}{C}}\tag{56}
$$

There are some advantages when using OTAs in integrators:

- 1. The operating frequency range is greatly increased.
- 2. The dynamic range is also increased because now we have a current as the output variable for the operational amplifier. Thus,
- 3. Modern OTAs require lower supply voltages.

EXAMPLE 6. As an application of integrators, let us consider the circuit shown in Fig. 27. This circuit is known as a state variable filter, or KHN filter (11), after its inventors. As can
be seen, this circuit is formed by two Miller inverting integrators and an inverting and noninverting adder. The trans-
fer function is given by shown in Fig. 30. Here we have a comparison level E_R . The

$$
\frac{V_{\rm BP}(s)}{V_1(s)}=\dfrac{-\left[\dfrac{1+R_6/R_5}{1+R_3/R_4}\dfrac{s}{R_1C_1}\right]}{s^2+\dfrac{s}{R_1C_1}\dfrac{1+R_6/R_5}{1+R_4/R_3}+\dfrac{R_6/R_5}{R_1R_2C_1C_2}}
$$

The first op-amp realizes the adder and the last two op-amps realize the integrators.

EXAMPLE 7. Another very popular filter realization is the
Tow let us consider the circuit shown in Fig. 32. The func-
Tow-Thomas filter (12). This filter is shown in Fig. 28(a). It consists of a lossy integrator followed by a noninverting inte-
grator an ideal description is given by grator. The noninverting integrator is formed by a Miller inverting integrator cascaded with a unity inverting amplifier. An alternative realization of this filter using OTAs is shown in Fig. 28(b).

NONLINEAR ANALOG SIGNAL PROCESSING CIRCUITS

The general form of a nonlinear analog signal processing circuit (2) is shown in Fig. 29, where *f* is a nonlinear function of the current I_N . In Fig. 29, the output voltage is given by

$$
V_{\text{out}} = f(I_{\text{N}}) \tag{57}
$$

Figure 26. OTA-based lossy integrator with different coefficients. Because no current flows into the inverting input of the opamp

$$
I_{\rm N}=-I_1-I_2\eqno(58)
$$

and, because the inverting input voltage is zero due to the infinite gain

$$
I_1 = \frac{V_{\text{in1}}}{R_1} \tag{59a}
$$

and

$$
I_2 = \frac{V_{\text{in2}}}{R_2} \tag{59b}
$$

$$
V_{\text{out}} = f\left(-\frac{V_{\text{in1}}}{R_1} - \frac{V_{\text{in2}}}{R_2}\right)
$$
 (60)

function of this circuit is to compare the input voltage V_{in} with the reference voltage E_R and decide which one is larger. The ideal comparator is described by

$$
V_{\text{out}} = \begin{cases} L_{+} & V_{\text{in}} > E_{\text{R}} \\ 0 & V_{\text{in}} = E_{\text{R}} \\ L_{-} & V_{\text{in}} < E_{\text{R}} \end{cases} \tag{61}
$$

tion $f()$ is realized by a zener diode [see Fig. 33(a)] for which

$$
f(i_N) = \begin{cases} E_z & I_N < 0\\ 0 & I_N > 0 \end{cases}
$$
 (62)

Figure 27. KHN biquad filter.

Figure 28. Tow–Thomas biquad filter. (a) With voltage mode op-amps; (b) with (**b**) OTAs.

Figure 29. General nonlinear signal processing circuit. *F* is a nonlinear function.

Figure 30. Block diagram for a comparator circuit. **Figure 32.** Comparator circuit.

Figure 31. Transfer characteristic for a comparator.

Figure 33. Zener diode. (a) Symbol and variables; (b) *I-V* characteristic.

$$
I_1 = \frac{V_{\text{in}}}{R_1} \tag{63}
$$

$$
I_2 = \frac{V_{\rm REF}}{R_2} \tag{64}
$$

$$
I_{\rm N} = -\frac{V_{\rm in}}{R_1} - \frac{V_{\rm REF}}{R_2}
$$
 (65)

$$
V_{\text{out}} = f\left(-\frac{V_{\text{in}}}{R_1} - \frac{V_{\text{REF}}}{R_2}\right) \tag{66}
$$

Using Eq. (62) in Eq. (66),

$$
V_{\text{out}} = \begin{cases} E_{\text{z}} & V_{\text{in}} < -V_{\text{REF}} \frac{R_1}{R_2} \\ 0 & V_{\text{in}} > -V_{\text{REF}} \frac{R_1}{R_2} \end{cases} \tag{67}
$$

Figure 34. Transfer characteristic for the comparator from Fig. 32. (b) transfer characteristic.

Figure 35. Transfer characteristic for the comparator from Fig. 32 with the zener diode reversed.

that is, the circuit compares the input voltage V_{in} with the reference voltage $-V_{REF}R_1/R_2$. If V_{in} is either smaller or as shown in Fig. 33(a). For our circuit, greater than $-V_{REF}R_1/R_2$, then V_{out} is chosen according to Eq. (62). Thus the circuit is a comparator. Its transfer character- $I_1 = \frac{V_{\text{in}}}{R_1}$ (63) istic is shown in Fig. 34. This is equal to the comparator char-
acteristic from Fig. 31 with a sign reversal. By reversing the diode, we get the characteristic shown in Fig. 35. Figure 36 and shows a bipolar comparator using a double-anode zener diode. Using two zener diodes with different zener voltages we obtain different output voltages.

A related circuit is the limiter whose function is shown in Fig. 37. A limiter is realized by adding resistive feedback to a The current I_N is given by comparator, as shown in Fig. 38(a). The circuit acts as a voltage amplifier with gain R_F/R_{in} as long as the output voltage is between $-E_{z2}$ and E_{z1} . When this condition does not hold, then the output is clamped either to E_{z1} for positive output voltage or to $-E_{z2}$ when the output voltage is negative. Thus, Thus, the two zener diodes act as a level clamp or feedback limiter

Figure 36. Comparator using double-anode zener diodes. (a) Circuit;

whose purpose is to limit output level excursions but otherwise do not affect the inverting amplifier behavior. This char-

acteristic is shown in Fig. 38(b).
Let us consider the circuit in Fig. 39(a). There are two com-
binations of possible diode states.
If the design calls for a precision comparator where the clamp
levels are to be as accura

$$
V_{\text{out}} = -\frac{E_1 R_B}{R_{\text{A}}} \tag{68}
$$

2. D_1 OFF, D_2 ON. This state is reached when V_{in} is negative. Then V_{out} becomes positive, e_2 is eventually 0 V, and D_2 turns ON. Similar to state 1, the equivalent cir- $HYSTERESIS$ cuit is shown in Fig. 39(d), and V_{out} is given by

$$
V_{\text{out}} = +\frac{E_2 R_{\text{D}}}{R_{\text{C}}}
$$
\n
$$
\tag{69}
$$

$$
\frac{dV_{\rm out}}{dV_{\rm in}} = -\frac{R_{\rm B}}{R_{\rm A}} \eqno{(70)}
$$

and for state 2,

$$
\frac{dV_{\text{out}}}{dV_{\text{in}}} = -\frac{R_{\text{D}}}{R_{\text{C}}}
$$
\n(71)

is rounding in the corners because of the nonideal diode the comparator.

characteristics. This comparator is called a soft comparator because there is rounding in the corners and nonzero slopes.

A hard comparator, where the clamp levels are well con-Figure 37. Block diagram for a limiter circuit. trolled, is shown in Fig. 40. The input-output transfer characteristic for the comparator is shown in Fig. 41. Here the diodes are substituted by transistors. The operation is similar to the comparator from Fig. 39, but the slopes are reduced by the transistors β 's (2).

1. D_1 ON, D_2 OFF. If V_{in} is sufficiently positive, V_{out} will be
sufficiently negative and eventually e_1 reaches 0 V, and
 D_1 turns on. Node e_1 acts as a virtual ground, and the
output voltage is g Fig. 39 is improved in Fig. 42 with extra diodes D_3 and D_4 and resistor R_5 to suppress leakage currents and establish precision comparator levels (2).

A comparator is improved by adding positive feedback to create a hysteresis loop. Hysteresis is usually added to a comparator to give some noise immunity. Figure 43 shows an example (2) where hysteresis adds noise immunity to a 3. The transfer characteristic is shown in Fig. 39(b). The comparator. Let us consider the circuit shown in Fig. 44 slopes in the limiting region are given as follows: which is a comparator with positive feedback added. With-For state 1, out the positive feedback, a fast amplifier presents a positive oscillation at the output [see Fig. 43(a).] If the amount of positive feedback is small, the amount of hysteresis in Fig. 45 is given by

$$
E_{\rm H} = \frac{R_{\rm A}E_{\rm W}}{R_{\rm A} + E_{\rm W}}\tag{72}
$$

And, usually, E_H is small, on the order of 10 mV to 20 mV. As can be seen the slopes are nonzero. In addition there Figure 43(b) shows how noise immunity has been added to

Figure 38. Limiter circuit. (a) Schematic circuit; (b) transfer characteristic.

Figure 39. Improved comparator. (a) Schematic circuit; (b) transfer characteristic; (c) equivalent circuit for state 1; (d) equivalent circuit for state 2.

A more accurate circuit is shown in Fig. 46. The dimen- and sions of the hysteresis loop are given by

$$
L_{+}=\frac{R_{2}E_{\mathrm{P}}}{R_{1}} \tag{73a}
$$

$$
L_{-}=-\frac{R_3E_{\rm N}}{R_4} \eqno(73b)
$$

$$
S_{+} = \frac{R_3 R_6 E_{\rm P}}{R_4 R_7} \tag{73}
$$

$$
S_-=\frac{R_2R_6E_{\rm N}}{R_1R_7} \eqno(73d)
$$

The hysteresis loop is shown in Fig. 47.

LOGARITHMIC AMPLIFIERS

Logarithmic amplifiers, simply called log amplifiers (8), are extensively used to produce multipliers and signal compres- $3c)$

Figure 40. Transistor-based improved comparator.

the transistor collector is connected to the virtual ground node. Because the base is also grounded, the transistor voltage–current relationship is

$$
I_{\rm C} = aI_{\rm S}(e^{-qV_0/kT} - 1) \tag{74}
$$

Where $kT/q \approx 25$ mV at 25°C. Equation 74 can be rewritten as

$$
V_0 = -\frac{kT}{q} \ln\left(\frac{I_0}{aI_{\rm S}} + 1\right) \tag{75}
$$

Also, because $\alpha \approx 1$

$$
\frac{I_0}{aI_{\rm S}} \gg 1\tag{76}
$$

Figure 41. Transfer characteristic for the comparator from Fig. 40. tance.

and

$$
I_{\rm C} = I_1 = \frac{V_{\rm in}}{R_1}
$$
 (77)

then

$$
V_0 = -\frac{kT}{q} \ln \frac{V_{\text{in}}}{R I_{\text{S}}} \tag{78}
$$

Thus, we obtain an output voltage proportional to the logarithm of the input voltage. The only constraint is that $V_{in} > 0$.

External compensation is usually needed (2) for frequency stability. This compensation can be achieved with a capacitor C_C in parallel with the feedback element which in our case is the transistor. Unfortunately, this solution lowers the gain as the operating frequency increases. To compensate for this, we add a series resistor r_C in series with the emitter, placing a limit on the negative feedback resistance through the transistor. This scheme is shown in Fig. 49. Values for C_c and r_c are best determined empirically because parasitic effects play a large role but they are usually in the range of 100 pF for C_C and 1 k Ω for r_c . Note that Eq. 78 for the log amplifier is temperature-sensitive. Furthermore, I_S is also temperature-dependent. A solution for this problem is provided by the circuit shown in Fig. 50. Resistor R_{TC} has a positive temperature co-
sors. Figure 48 shows a basic log amplifier circuit. Note that efficient. It can be shown that

$$
V_{\text{out}} = -\left(1 + \frac{R_2}{R_{\text{TC}}}\right) \frac{k}{q} \ln \frac{V_{\text{in}}}{V_{\text{REF}}}
$$
(79)

Figure 42. Scheme to reduce leakage currents and stray capaci-

Figure 43. Noise immunity in comparator circuits. (a) Comparator without positive feedback; (b) comparator with positive feedback. The noise immunity is evident.

Note that as *T* increases, the factor kT/q also increases, but **Antilog Amplifiers** because R_{TC} has a positive temperature coefficient, the first A_{Resic} antilog ax because R_{TC} has a positive temperature coefficient, the first A basic antilog amplifier (8) is shown in Fig. 51. Because factor in Eq. 79 decreases. By properly matching temperature coefficients and resistor values, negligible variation of V_{out} $V_{\text{out}} = -\left(1 + \frac{R_2}{R_{\text{out}}}\right) \frac{k}{r}$

$$
V_{\text{out}} = -\left(1 + \frac{R_2}{R_{\text{TC}}}\right) \frac{k}{q} \ln \frac{V_{\text{in}}}{V_{\text{REF}}}
$$
(80)

Figure 44. Comparator with added positive feedback to provide hysteresis and noise immunity. **Figure 45.** Hysteresis loop for the comparator in Fig. 43.

Figure 46. Improved circuit with hysteresis loop.

Figure 47. Hysteresis loop for the circuit in Fig. 46.

Figure 48. Logarithmic amplifier.

Figure 49. Logarithmic amplifier with compensation. **Figure 52.** Improved antilog amplifier.

Figure 50. Improved temperature-insensitive logarithmic amplifier. Includes compensation circuit.

Figure 51. Antilog amplifier.

Figure 53. Multiplier circuit realized with log and antilog amplifiers.

For V_{out} , assuming $\alpha \approx 1$ and I_{C}/α

$$
V_{\text{out}} = -RI_{\text{S}}e^{-qV_{\text{in}}/kT} \tag{81}
$$

circuit has the same drawbacks as the log amplifier for stabil-
ity and temperature dependence. A better circuit is shown in 5. S. Norsworthy, R. Schreier, and G. Temes, *Delta-Sigma Convert*ity and temperature dependence. A better circuit is shown in ^{5.} S. Norsworthy, R. Schreier, and G. Temes, 1996.
Fig. 52 which includes the compensation circuit (2) ers, New York: IEEE Press, 1996. Fig. 52 which includes the compensation circuit (2).

$$
V_{\text{out}} = V_{\text{REF}} \exp\left[-V_{\text{in}} \frac{q}{kT} \frac{R_{\text{TC}}}{R_2 + R_{\text{TC}}}\right]
$$
(82)

EXAMPLE 8. The most popular application of log and antilog 1853, 1992.
applications and Design with Analog Integrated Cir-
applications and Design with Analog Integrated Cir-
applications and Design with Analog Integrated amplifiers is in the realization of multipliers. Figure 53 shows 8. J. M. Jacob, Applications and Design with Analog Integrated Cir-
a block diagram of such a multiplier. Each input is fed into a cuits, Reston, VA: Reston, 19. I. M. Faulkenberry, *An Introduction to Operational* 19. I. M. Faulkenberry, *An Introduction to Operational* the sum of the logarithms is the logarithm of the product. *with Linear IC Applications*, New York: Wiley, 1 *with Linear IC Applications,* New York: Wiley, 1992.
Finally, the antilog amp outputs this product. Then the out- 10. A. S. Sedra and P. O. Bracket, *Filter Theory and Design: Active* Finally, the antilog amp outputs this product. Then the output has the form *and Passive,* Portland, OR: Matrix, 1978.

$$
V_{\text{out}} = K \cdot V_{\text{in1}} \cdot V_{\text{in2}} \tag{83}
$$

where *K* is a constant that depends upon the circuit parame- 12. L. C. Thomas, The Biquad: Part I-Some practical design consider-
ters. The only limitation in the circuit is that the input signal ations, IEEE Trans. Circ ters. The only limitation in the circuit is that the input signal and reference voltage must have the same polarity for each 13. D. Johns and K. Martin, *Analog Integrated Circuit Design,* New log amplifier. Thus, our multiplier is a one-quadrant multi- York: Wiley, 1997. plier. 14. B. Nauta, *Analog CMOS Filters for Very High Frequencies,* Dor-

Other useful applications of multipliers are frequency dou-

15. J. G. Graeme, Applications of Operational Amplifiers, Third Genblers, amplitude modulation, phase detection, oscillators, and *eration Techniques*, New York: McGraw-Hill, 1973.
 16. A Barna and D I Porat, *Operational Amplifiers* N

We have presented circuits for analog signal processing. The circuits are all based on operational amplifiers. Although the DAVID BÁEZ-LÓPEZ
most commonly used op-amp is the conventional voltage mode
op-amp, simply called high-frequency integrated circuits. The circuits presented are those currently used in analog signal processing, and in many cases they are off-the-shelf parts.

BIBLIOGRAPHY

- 1. C. Tomazou, J. B. Hughes, and N. C. Battersby, *Switched-Currents, An Analogue Technique for Digital Technology,* London: Peregrinus, 1993.
- 2. J. V. Wait, L. P. Huelsman, and G. A. Korn, *Introduction to Operational Amplifier Theory and Applications,* 2nd ed., New York: McGraw-Hill, 1992.
- 3. F. Dielacher, Design aspects for mixed analog-digital circuits, in W. Sansen, J. H. Huijsing, and R. J. Van de Plassche, (eds.), *Ana-Vog Circuit Design, Mixed A/D Circuit Design, Sensor Interface Circuits and Communication Circuits,* Dordrecht: Kluwer, 1994.
- This is equivalent of saying that V_{out} is the antilog of V_{in} . This 4. L. P. Huelsman, *Active and Passive Analog Filter Design*, New circuit has the same drawbacks as the log amplifier for stabil. York: McGraw-H
	-
	- It can be shown that 6. G. E. Tobey, J. G. Graeme, and L. P. Huelsman, *Operational Amplifiers,* New York: McGraw-Hill, 1971.
		- $V_{\text{out}} = V_{\text{REF}} \exp\left[-V_{\text{in}}\frac{q}{kT}\frac{R_{\text{TC}}}{R_{\text{0}}+R_{\text{TC}}}\right]$ (82) 7. J. Silva-Martínez, M. S. J. Steyaert, and W. C. Sansen, A large-
signal very low distortion transconductor for high-frequency continuous-time filters, *IEEE J. Solid State Circuits,* **SC-27**: 1843–
			-
			-
			-
			- 11. W. J. Kerwin, L. P. Huelsman, and R. W. Newcomb, State-variable synthesis for insensitive integrated circuit transfer functions, *IEEE J. Solid-State Circuits,* **SC-2**: 87–92, 1967.
			-
			-
			- drecht: Kluwer, 1993.
			-
			- 16. A. Barna and D. I. Porat, *Operational Amplifiers*, New York: Wiley, 1989.
- **CONCLUDING REMARKS** 17. S. Franco, *Design with Operational Amplifiers and Analog Integrated Circuits,* New York: McGraw-Hill, 1998.