# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ64GA004

- 1
- 2
…
- 113
- 114
- 115
- 116
- 117
…
- 277
- 278

 2010-2013 Microchip Technology Inc. DS39881E-page 115
PIC24FJ64GA004 FAMILY
REGISTER 10-9: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18
U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
   U1CTSR4 U1CTSR3 U1CTSR2 U1CTSR1 U1CTSR0
bit 15 bit 8
U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
   U1RXR4 U1RXR3 U1RXR2 U1RXR1 U1RXR0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as 0
-n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 15-13 Unimplemented: Read as 0
bit 12-8 U1CTSR<4:0>: Assign UART1 Clear-to-Send (U1CTS
) to the Corresponding RPn Pin bits
bit 7-5 Unimplemented: Read as 0
bit 4-0 U1RXR<4:0>: Assign UART1 Receive (U1RX) to the Corresponding RPn Pin bits
REGISTER 10-10: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19
U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
   U2CTSR4 U2CTSR3 U2CTSR2 U2CTSR1 U2CTSR0
bit 15 bit 8
U-0 U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
   U2RXR4 U2RXR3 U2RXR2 U2RXR1 U2RXR0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as 0
-n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 15-13 Unimplemented: Read as 0
bit 12-8 U2CTSR<4:0>: Assign UART2 Clear-to-Send (U2CTS
) to the Corresponding RPn Pin bits
bit 7-5 Unimplemented: Read as 0
bit 4-0 U2RXR<4:0>: Assign UART2 Receive (U2RX) to the Corresponding RPn Pin bits

- 1
- 2
…
- 113
- 114
- 115
- 116
- 117
…
- 277
- 278