# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ64GA004

- 1
- 2
…
- 148
- 149
- 150
- 151
- 152
…
- 277
- 278

PIC24FJ64GA004 FAMILY
DS39881E-page 150  2010-2013 Microchip Technology Inc.
EQUATION 15-1: RELATIONSHIP BETWEEN DEVICE AND SPIx CLOCK SPEED
(1)
TABLE 15-1: SAMPLE SCKx FREQUENCIES
(1,2)
FCY = 16 MHz
Secondary Prescaler Settings
1:1 2:1 4:1 6:1 8:1
Primary Prescaler Settings 1:1 Invalid 8000 4000 2667 2000
4:1 4000 2000 1000 667 500
16:1 1000 500 250 167 125
64:1 250 125 63 42 31
F
CY = 5 MHz
Primary Prescaler Settings 1:1 5000 2500 1250 833 625
4:1 1250 625 313 208 156
16:1 313 156 78 52 39
64:1 78 39 20 13 10
Note 1: Based on F
CY = FOSC/2; Doze mode and PLL are disabled.
2: SCKx frequencies are shown in kHz.
Primary Prescaler * Secondary Prescaler
F
CY
FSCK =
Note 1: Based on FCY = FOSC/2; Doze mode and PLL are disabled.

- 1
- 2
…
- 148
- 149
- 150
- 151
- 152
…
- 277
- 278