# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ64GA004 - Programmers Reference Manual

- 1
- 2
…
- 488
- 489
- 490
- 491
- 492
…
- 501
- 502

DS70157F-page 490 © 2005-2011 Microchip Technology Inc.
DISI #lit14
Disable interrupts for lit14 instruction cycles 1 1 — — — — — — —
DIV.S Wm,Wn
Signed 16/16-bit integer divide, Q → Wo, R → W1 1 18 — — — — — — —
DIV.SD Wm,Wn
Signed 32/16-bit integer divide, Q → Wo, R → W1 1 18 — — — — — — —
DIV.U Wm,Wn
Unsigned 16/16-bit integer divide, Q → Wo, R → W1 1 18 — — — — — — —
DIV.UD Wm,Wn
Unsigned 32/16-bit integer divide, Q →Wo, R →W1 1 18 — — — — — — —
DIVF Wm,Wn
(2)
Signed 16/16-bit fractional divide, Q → Wo, R → W1 1 18 — — — — — — —
DO #lit14,Expr
(6)
Do code to PC + Expr, (lit14 + 1) times 2 2 — — — — — — —
DO #lit15,Expr
(4)
Do code to PC + Expr, (lit15 + 1) times 2 2 — — — — — — —
DO Wn,Expr
(2)
Do code to PC + Expr, (Wn + 1) times 2 2 — — — — — — —
ED Wm*Wm,Acc,[Wx],[Wy],Wxd
(2)
Euclidean distance (no accumulate) 1 1
     
—
EDAC Wm*Wm,Acc,[Wx],[Wy],Wxd
(2)
Euclidean distance 1 1
     
—
EXCH Wns,Wnd
Swap Wns and Wnd 1 1 — — — — — — —
FBCL Ws,Wnd
Find bit change from left (MSb) side 1 1 — — — — — — —
FF1L Ws,Wnd
Find first one from left (MSb) side 1 1 — — — — — — —
FF1R Ws,Wnd
Find first one from right (LSb) side 1 1 — — — — — — —
GOTO Expr
Go to address 2 2 — — — — — — —
GOTO Wn
Go to address indirectly 1 2 — — — — — — —
GOTO.L Wn
(3)
Go to address indirectly (long address) 1 4 — — — — — — —
INC f {,WREG}
Destination = f + 1 1 1 — — — — — —

INC Ws,Wd
Wd = Ws + 1 1 1 — — — — — —

INC2 f {,WREG}
Destination = f + 2 1 1 — — — — — —

INC2 Ws,Wd
Wd = Ws + 2 1 1 — — — — — —

IOR f {,WREG}
Destination = f .IOR. WREG 1 1 — — — — — — —
IOR #lit10,Wn
Wn = lit10 .IOR. Wn 1 1 — — — — — — —
IOR Wb,#lit5,Wd
Wd = Wb .IOR. lit5 1 1 — — — — — — —
IOR Wb,Ws,Wd
Wd = Wb .IOR. Ws 1 1 — — — — — — —
LAC Wso,#Slit4, Acc
(2)
Load accumulator 1 1
     
—
Table 7-2: Instruction Set Summary Table (Continued)
Assembly Syntax
Mnemonic, Operands
Description Words Cycles OA
(2)
OB
(2)
SA
(1,2)
SB
(1,2)
OAB
(2)
SAB
(1,2)
DC N O
Legend:
 set or cleared;  may be cleared, but never set;  may be set, but never cleared; ‘1’ always set; ‘0’ always cleared; — unchanged
Note 1: SA, SB and SAB are only modified if the corresponding saturation is enabled, otherwise unchanged.
2: This instruction/operand is only available in dsPIC30F, dsPIC33F, and dsPIC33E devices.
3: This instruction/operand is only available in PIC24E and dsPIC33E devices.
4: This instruction/operand is only available in dsPIC33E devices.
5: This instruction/operand is only available in PIC24F, PIC24H, dsPIC30F, and dsPIC33F devices.
6: This instruction/operand is only available in dsPIC30F and dsPIC33F devices.

- 1
- 2
…
- 488
- 489
- 490
- 491
- 492
…
- 501
- 502