# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ32MC10X -- UART

- 1
- 2
…
- 7
- 8
- 9
- 10
- 11
…
- 55
- 56

 2009-2013 Microchip Technology Inc. DS70000582E-page 9
UART
Register 2-3: UxADMD: UARTx Address Mask Detect Register
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
ADM_MASK<7:0>
bit 15 bit 8
R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
ADM_ADDR<7:0>
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as 0
-n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 15-8 ADM_MASK<7:0>: Address Mask bits
Used to mask the ADM_ADDR<7:0> bits.
For ADM_MASK<n>:
1 = ADM_ADDR<n> is used to detect the address match
0 = ADM_ADDR<n> is not used to detect the address match
bit 7-0 ADM_ADDR<7:0>: Address Detect Task Off-Load bits
Used with ADM_MASK<7:0> to off-load the task of detecting the address character from the processor
during Address Detect mode.

- 1
- 2
…
- 7
- 8
- 9
- 10
- 11
…
- 55
- 56