# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ32MC10X -- Oscillator

- 1
- 2
…
- 9
- 10
- 11
- 12
- 13
…
- 33
- 34

© 2009 Microchip Technology Inc. DS39700C-page 6-11
Section 6. Oscillator
Oscillator
6
6.4.4 Reference Clock Output Control Register (REFOCON)
For PIC24F devices that include a reference clock output generator, the REFOCON register
(Register 6-4) controls the operations of this feature.
Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The
RODIV bits (REFOCON<11:8>) select one of 16 different clock divider options.
The ROSSLP and ROSEL bits (REFOCON<13:12>) control the clock source for the reference
output. The ROSEL bit determines if the Primary Oscillator on OSC1 and OSC2, or on the current
system clock source, provides the reference clock output. If the Primary Oscillator is selected,
the ROSSLP bit determines its availability in Sleep mode.
Additional information is provided in Section 6.13 “Reference Clock Output Generator”.
Register 6-4: REFOCON: Reference Oscillator Control Register
R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
ROEN
— ROSSLP ROSEL RODIV3 RODIV2 RODIV1 RODIV0
bit 15 bit 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0
— — — — — — — —
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 15 ROEN: Reference Oscillator Output Enable bit
1 = Reference oscillator enabled on REFO pin
0 = Reference oscillator disabled
bit 14 Unimplemented: Read as ‘0’
bit 13 ROSSLP: Reference Oscillator Output Stop in Sleep bit
1 = Reference oscillator continues to run in Sleep
0 = Reference oscillator is disabled in Sleep
bit 12 ROSEL: Reference Oscillator Source Select bit
1 = Primary Oscillator used as the base clock. Note that the crystal oscillator must be enabled using
the FOSC<2:0> bits; the crystal maintains the operation in Sleep mode
0 = System clock is used as the base clock; the base clock reflects any clock switching of the device
bit 11-8 RODIV<3:0>: Reference Oscillator Divisor Select bits
1111 = Base clock value divided by 32,768
1110 = Base clock value divided by 16,384
1101 = Base clock value divided by 8,192
1100 = Base clock value divided by 4,096
1011 = Base clock value divided by 2,048
1010 = Base clock value divided by 1,024
1001 = Base clock value divided by 512
1000 = Base clock value divided by 256
0111 = Base clock value divided by 128
0110 = Base clock value divided by 64
0101 = Base clock value divided by 32
0100 = Base clock value divided by 16
0011 = Base clock value divided by 8
0010 = Base clock value divided by 4
0001 = Base clock value divided by 2
0000 = Base clock value
bit 7-0 Unimplemented: Read as ‘0’

- 1
- 2
…
- 9
- 10
- 11
- 12
- 13
…
- 33
- 34