# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ64GA004

- 1
- 2
…
- 196
- 197
- 198
- 199
- 200
…
- 277
- 278

PIC24FJ64GA004 FAMILY
DS39881E-page 198  2010-2013 Microchip Technology Inc.
REGISTER 21-4: AD1CHS: A/D INPUT SELECT REGISTER
R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0
CH0NB
   CH0SB3
(1,2)
CH0SB2
(1,2)
CH0SB1
(1,2)
CH0SB0
(1,2)
bit 15 bit 8
R/W-0 U-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0
CH0NA
   CH0SA3
(1,2)
CH0SA2
(1,2)
CH0SA1
(1,2)
CH0SA0
(1,2)
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as 0
-n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 15 CH0NB: Channel 0 Negative Input Select for MUX B Multiplexer Setting bit
1 = Channel 0 negative input is AN1
0 = Channel 0 negative input is V
R-
bit 14-12 Unimplemented: Read as 0
bit 11-8 CH0SB<3:0>: Channel 0 Positive Input Select for MUX B Multiplexer Setting bits
(1,2)
1111 = Channel 0 positive input is AN15 (band gap voltage reference)
1100 = Channel 0 positive input is AN12
1011 = Channel 0 positive input is AN11
·····
0001 = Channel 0 positive input is AN1
0000 = Channel 0 positive input is AN0
bit 7 CH0NA: Channel 0 Negative Input Select for MUX A Multiplexer Setting bit
1 = Channel 0 negative input is AN1
0 = Channel 0 negative input is V
R-
bit 6-4 Unimplemented: Read as 0
bit 3-0 CH0SA<3:0>: Channel 0 Positive Input Select for MUX A Multiplexer Setting bits
(1,2)
1111 = Channel 0 positive input is AN15 (band gap voltage reference)
1100 = Channel 0 positive input is AN12
1011 = Channel 0 positive input is AN11
·····
0001 = Channel 0 positive input is AN1
0000 = Channel 0 positive input is AN0
Note 1: Combinations, 1101 and 1110, are unimplemented; do not use.
2: Analog Channels, AN6, AN7 and AN8, are unavailable on 28-pin devices; do not use.

- 1
- 2
…
- 196
- 197
- 198
- 199
- 200
…
- 277
- 278