# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ64GA004

- 1
- 2
…
- 7
- 8
- 9
- 10
- 11
…
- 277
- 278

 2010-2013 Microchip Technology Inc. DS39881E-page 9
PIC24FJ64GA004 FAMILY
TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ64GA004 FAMILY
Features
16GA002
32GA002
48GA002
64GA002
16GA004
32GA004
48GA004
64GA004
Operating Frequency DC  32 MHz
Program Memory (bytes) 16K 32K 48K 64K 16K 32K 48K 64K
Program Memory (instructions) 5,504 11,008 16,512 22,016 5,504 11,008 16,512 22,016
Data Memory (bytes) 4096 8192 4096 8192
Interrupt Sources
(soft vectors/NMI traps)
43
(39/4)
I/O Ports Ports A, B Ports A, B, C
Total I/O Pins 21 35
Timers:
Total Number (16-bit) 5
(1)
32-Bit (from paired 16-bit timers) 2
Input Capture Channels 5
(1)
Output Compare/PWM Channels 5
(1)
Input Change Notification Interrupt 21 30
Serial Communications:
UART 2
(1)
SPI (3-wire/4-wire) 2
(1)
I
2
C 2
Parallel Communications (PMP/PSP) Yes
JTAG Boundary Scan Yes
10-Bit Analog-to-Digital Module
(input channels)
10 13
Analog Comparators 2
Remappable Pins 16 26
Resets (and delays) POR, BOR, RESET Instruction, MCLR
, WDT, Illegal Opcode,
REPEAT Instruction, Hardware Traps, Configuration Word Mismatch
(PWRT, OST, PLL Lock)
Instruction Set 76 Base Instructions, Multiple Addressing Mode Variations
Packages 28-Pin SPDIP/SSOP/SOIC/QFN 44-Pin QFN/TQFP
Note 1: Peripherals are accessible through remappable pins.

- 1
- 2
…
- 7
- 8
- 9
- 10
- 11
…
- 277
- 278