# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ64GA004 - Programmers Reference Manual

- 1
- 2
…
- 100
- 101
- 102
- 103
- 104
…
- 501
- 502

16-bit MCU and DSC Programmer’s Reference Manual
DS70157F-page 102 © 2005-2011 Microchip Technology Inc.
Example 2:
ADD W3, #0x6, [--W4] ; Add W3 and 6 (Word mode)
; Store the result in [--W4]
Before
Instruction
After
Instruction
W3 6006 W3 6006
W4 1000 W4 0FFE
Data 0FFE DDEE Data 0FFE 600C
Data 1000 DDEE Data 1000 DDEE
SR 0000 SR 0000
ADD
Add Wb to Ws
Implemented in: PIC24F PIC24H PIC24E dsPIC30F dsPIC33F dsPIC33E
X X X X X X
Syntax: {label:} ADD{.B} Wb, Ws, Wd
[Ws], [Wd]
[Ws++], [Wd++]
[Ws--], [Wd--]
[++Ws], [++Wd]
[--Ws], [--Wd]
Operands: Wb ∈ [W0 ... W15]
Ws ∈ [W0 ... W15]
Wd ∈ [W0 ... W15]
Operation: (Wb) + (Ws) → Wd
Status Affected: DC, N, OV, Z, C
Encoding: 0100 0www wBqq qddd dppp ssss
Description: Add the contents of the source register Ws and the contents of the base
register Wb, and place the result in the destination register Wd. Register
direct addressing must be used for Wb. Either register direct or indirect
addressing may be used for Ws and Wd.
The ‘w’ bits select the address of the base register.
The ‘B’ bit selects byte or word operation (‘0’ for word, ‘1’ for byte).
The ‘q’ bits select the destination Address mode.
The ‘d’ bits select the destination register.
The ‘p’ bits select the source Address mode.
The ‘s’ bits select the source register.
Note: The extension .B in the instruction denotes a byte operation
rathjer than a word operation. You may use a .W extension to
denote a word operation, but it is not required.
Words: 1
Cycles:
1
(1)
Note 1:
In dsPIC33E and PIC24E devices, the listed cycle count does not apply to read and
read-modify-write operations on non-CPU Special Function Registers. For more
details, see
Note 3
in
Section 3.2.1 “Multi-Cycle Instructions”
.

- 1
- 2
…
- 100
- 101
- 102
- 103
- 104
…
- 501
- 502