# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ64GA004

- 1
- 2
…
- 84
- 85
- 86
- 87
- 88
…
- 277
- 278

PIC24FJ64GA004 FAMILY
DS39881E-page 86  2010-2013 Microchip Technology Inc.
REGISTER 7-23: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8
U-0 U-0 U-0 U-0 U-0 U-0 U-0 U-0
       
bit 15 bit 8
U-0 R/W-1 R/W-0 R/W-0 U-0 R/W-1 R/W-0 R/W-0
 SPI2IP2 SPI2IP1 SPI2IP0  SPF2IP2 SPF2IP1 SPF2IP0
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as 0
-n = Value at POR 1 = Bit is set 0 = Bit is cleared x = Bit is unknown
bit 15-7 Unimplemented: Read as 0
bit 6-4 SPI2IP<2:0>: SPI2 Event Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)



001 = Interrupt is Priority 1
000 = Interrupt source is disabled
bit 3 Unimplemented: Read as 0
bit 2-0 SPF2IP<2:0>: SPI2 Fault Interrupt Priority bits
111 = Interrupt is Priority 7 (highest priority interrupt)



001 = Interrupt is Priority 1
000 = Interrupt source is disabled

- 1
- 2
…
- 84
- 85
- 86
- 87
- 88
…
- 277
- 278