# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ64GA004

- 1
- 2
…
- 167
- 168
- 169
- 170
- 171
…
- 277
- 278

 2010-2013 Microchip Technology Inc. DS39881E-page 169
PIC24FJ64GA004 FAMILY
bit 2 BEP: Byte Enable Polarity bit
1 = Byte enable is active-high (PMBE)
0 = Byte enable is active-low (PMBE
)
bit 1 WRSP: Write Strobe Polarity bit
For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00 , 01, 10):
1 = Write strobe is active-high (PMWR)
0 = Write strobe is active-low (PMWR
)
For Master Mode 1 (PMMODE<9:8> = 11):
1 = Enable strobe is active-high (PMENB)
0 = Enable strobe is active-low (PMENB
)
bit 0 RDSP: Read Strobe Polarity bit
For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00 , 01, 10):
1 = Read strobe is active-high (PMRD)
0 = Read strobe is active-low (PMRD
)
For Master Mode 1 (PMMODE<9:8> = 11):
1 = Read/write strobe is active-high (PMRD/PMWR)
0 = Read/write strobe is active-low (PMRD
/PMWR)
REGISTER 18-1: PMCON: PARALLEL PORT CONTROL REGISTER (CONTINUED)
Note 1: PMA<10:2> bits are not available on 28-pin devices.
2: These bits have no effect when their corresponding pins are used as address lines.

- 1
- 2
…
- 167
- 168
- 169
- 170
- 171
…
- 277
- 278