# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ32MC10X -- Family Data Sheet

- 1
- 2
…
- 127
- 128
- 129
- 130
- 131
…
- 349
- 350

© 2011-2012 Microchip Technology Inc. Preliminary DS39997C-page 129
PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104
REGISTER 10-9: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20
U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
— — SCK1R<5:0>
(1)
bit 15 bit 8
U-0 U-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1 R/W-1
— — SDI1R<5:0>
(1)
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 15-14 Unimplemented: Read as ‘0’
bit 13-8 SCK1SR<5:0>: Assign SPI1 Clock Input (SCK1IN) to the corresponding RPn pin
(1)
11111 = Input tied VSS
11110 = Reserved
.
.
.
11010 = Reserved
11001 = Input tied to RP25
.
.
.
00001 = Input tied to RP1
00000 = Input tied to RP0
bit 7-6 Unimplemented: Read as ‘0’
bit 5-0 SDI1R<5:0>: Assign SPI1 Data Input (SDI1) to the corresponding RPn pin
(1)
11111 = Input tied VSS
11110 = Reserved
.
.
.
11010 = Reserved
11001 = Input tied to RP25
.
.
.
00001 = Input tied to RP1
00000 = Input tied to RP0
Note 1: These bits are available in PIC24FJ32MC101/102/104 devices only.

- 1
- 2
…
- 127
- 128
- 129
- 130
- 131
…
- 349
- 350