# Vault 7: Projects

This publication series is about specific projects related to the Vault 7 main publication.

### Protego

# PIC24FJ32MC10X -- Family Data Sheet

- 1
- 2
…
- 199
- 200
- 201
- 202
- 203
…
- 349
- 350

© 2011-2012 Microchip Technology Inc. Preliminary DS39997C-page 201
PIC24FJ16MC101/102 AND PIC24FJ32MC101/102/104
REGISTER 19-5: AD1CHS0: ADC1 INPUT CHANNEL 0 SELECT REGISTER
R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
CH0NB
— — CH0SB<4:0>
bit 15 bit 8
R/W-0 U-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0
CH0NA
— — CH0SA<4:0>
bit 7 bit 0
Legend:
R = Readable bit W = Writable bit U = Unimplemented bit, read as ‘0’
-n = Value at POR ‘1’ = Bit is set ‘0’ = Bit is cleared x = Bit is unknown
bit 15 CH0NB: Channel 0 Negative Input Select for Sample B bit
1 = Channel 0 negative input is AN1
0 = Channel 0 negative input is AVss
bit 14-13 Unimplemented: Read as ‘0’
bit 12-8 CH0SB<4:0>: Channel 0 Positive Input Select for Sample B bits
11111-10000 = Reserved; do not use
01111 = Channel 0 positive input is AN15
(2)
01110 = No channels connected, all inputs floating (used for CTMU)
01101 = Channel 0 positive input is connected to CTMU temperature sensor
01100 = Channel 0 positive input is AN12
(2)
01011 = Channel 0 positive input is AN11
(2)
01010 = Channel 0 positive input is AN10
(3)
01001 = Channel 0 positive input is AN9
(3)
01000 = Channel 0 positive input is AN8
(2)
00111 = Channel 0 positive input is AN7
(2)
00110 = Channel 0 positive input is AN6
(2)
00101 = Channel 0 positive input is AN5
(1)
00100 = Channel 0 positive input is AN4
(1)
00011 = Channel 0 positive input is AN3
00010 = Channel 0 positive input is AN2
00001 = Channel 0 positive input is AN1
00000 = Channel 0 positive input is AN0
bit 7 CH0NA: Channel 0 Negative Input Select for Sample A bit
1 = Channel 0 negative input is AN1
0 = Channel 0 negative input is AVss
bit 6-5 Unimplemented: Read as ‘0’
bit 4-0 CH0SA<4:0>: Channel 0 Positive Input Select for Sample A bits
Refer to bits 12-8 for the available settings.
Note 1: This setting is available on all devices excluding the PIC24FJXXMC101, where it is Reserved.
2: This setting is available in the PIC24FJ32MC104 devices only, and is Reserved in all other devices.
3: This setting is available on all devices excluding the PIC24FJ16MC101/102, where it is Reserved.

- 1
- 2
…
- 199
- 200
- 201
- 202
- 203
…
- 349
- 350