

intel<sup>®</sup>

# Microcommunications Handbook

██████████  
██████████



AHEARN

Order Number: 231658-001



## LITERATURE

To order Intel Literature write or call:

Intel Literature Sales  
P.O. Box 58130  
Santa Clara, CA 95052-8130

Intel Literature Sales:  
(800) 548-4725  
Other Inquiries:  
(800) 538-1876

Use the order blank on the facing page or call our Toll Free Number listed above to order literature. Remember to add your local sales tax and a 10% handling charge for U.S. customers, 20% for Canadian customers.

### 1986 HANDBOOKS

Product Line handbooks contain data sheets, application notes, article reprints and other design information.

NAME	ORDER NUMBER	*PRICE IN U.S. DOLLARS
<b>COMPLETE SET OF 9 HANDBOOKS</b> Get a 30% discount off the retail price of \$171.00	231003	<b>\$120.00</b>
<b>MEMORY COMPONENTS HANDBOOK</b>	210830	<b>\$18.00</b>
<b>MICROCOMMUNICATIONS HANDBOOK</b>	231658	<b>\$18.00</b>
<b>MICROCONTROLLER HANDBOOK</b>	210918	<b>\$18.00</b>
<b>MICROSYSTEM COMPONENTS HANDBOOK</b> Microprocessor and peripherals (2 Volume Set)	230843	<b>\$25.00</b>
<b>DEVELOPMENT SYSTEMS HANDBOOK</b>	210940	<b>\$18.00</b>
<b>OEM SYSTEMS HANDBOOK</b>	210941	<b>\$18.00</b>
<b>SOFTWARE HANDBOOK</b>	230786	<b>\$18.00</b>
<b>MILITARY HANDBOOK</b>	210461	<b>\$18.00</b>
<b>QUALITY/RELIABILITY HANDBOOK</b>	210997	<b>\$20.00</b>
<b>PRODUCT GUIDE</b> Overview of Intel's complete product lines	210846	<b>No charge</b>
<b>LITERATURE GUIDE</b> Listing of Intel Literature	210620	<b>No charge</b>
<b>INTEL PACKAGING SPECIFICATIONS</b> Listing of Packaging types, number of leads, and dimensions	231369	<b>No charge</b>

\*These prices are for the U. S. and Canada only. In Europe and other international locations, please contact your local Intel Sales Office or Distributor for literature prices.





# U.S. LITERATURE ORDER FORM

NAME: \_\_\_\_\_

COMPANY: \_\_\_\_\_

ADDRESS: \_\_\_\_\_

CITY: \_\_\_\_\_ STATE: \_\_\_\_\_ ZIP: \_\_\_\_\_

COUNTRY: \_\_\_\_\_

PHONE NO.: ( \_\_\_\_\_ ) \_\_\_\_\_

ORDER NO.	TITLE	QTY.	PRICE	TOTAL
<input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> - <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/>	_____	_____	x _____ =	_____
<input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> - <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/>	_____	_____	x _____ =	_____
<input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> - <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/>	_____	_____	x _____ =	_____
<input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> - <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/>	_____	_____	x _____ =	_____
<input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> - <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/>	_____	_____	x _____ =	_____
<input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/> - <input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/>	_____	_____	x _____ =	_____

Add appropriate postage and handling to subtotal  
 10% U.S.  
 20% Canada

Subtotal \_\_\_\_\_

Your Local Sales Tax \_\_\_\_\_

Postage & Handling \_\_\_\_\_

Total \_\_\_\_\_

Allow 2-4 weeks for delivery

Pay by Visa, MasterCard, Check or Money Order, payable to Intel Books. Purchase Orders have a \$50.00 minimum

Visa  MasterCard Expiration Date \_\_\_\_\_

Account No. \_\_\_\_\_

Signature: \_\_\_\_\_

**Mail To:** Intel Literature Sales  
P.O. Box 58130  
Santa Clara, CA  
95052-8130

Customers outside the U.S. and Canada should contact the local Intel Sales Office or Distributor listed in the back of most Intel literature.

**Call Toll Free:** (800) 548-4725 for phone orders

Prices good until 12/31/86.

Source HB

**Mail To:** Intel Literature Sales  
P.O. Box 58130  
Santa Clara, CA 95052-8130



# MICROCOMMUNICATIONS HANDBOOK

1986

## **Microcommunications**

Intel is generally credited with inventing the microprocessor chip, which has found its way into many facets of our daily lives from the family automobile to the personal computer. Micro-chips have traditionally been associated with computer technology, but a revolution is underway in the world of communications that will transform this traditional analog world into a digital one. Integrated Services Digital Network (ISDN) is the term used to describe the new class of service soon to be provided by the telephone operating companies, but the merging of Computers and Communications will certainly find its way into many other applications. To emphasize the role that this emerging technology will have on our products, we have coined the term **Microcommunications . . . *Micro-Chips in Communications.***

*About Our Cover:*  
*The design on our front cover is an abstract portrayal of the function of Intel MicroCommunications products, i.e., boards, components and software that facilitate communications between one computer system to another computer system.*



Intel Corporation makes no warranty for the use of its products and assumes no responsibility for any errors which may appear in this document nor does it make a commitment to update the information contained herein.

Intel retains all rights to make changes to these specifications at any time, without notice.

Contact your local sales office to obtain the latest specifications before placing your order.

The following are trademarks of Intel Corporation and may only be used to identify Intel Products:

Above, BITBUS, COMMputer, CREDIT, Data Pipeline, GENIUS, i, <sup>^</sup>I, ICE, ICEL, iCS, iDBP, iDIS, i<sup>2</sup>ICE, iLBX, i<sub>m</sub>, iMDDX, iMMX, Insite, Intel, int<sub>e</sub>l, int<sub>e</sub>IBOS, Intelevison, int<sub>e</sub>ligent Identifier, int<sub>e</sub>ligent Programming, Intellec, Intellink, iOSP, iPDS, iPSC, iRMX, iSBC, iSBX, iSDM, iSXM, KEPROM, Library Manager, MAP-NET, MCS, Megachassis, MICROMAINFRAME, MULTIBUS, MULTICHANNEL, MULTIMODULE, ONCE, OpenNET, PC-BUBBLE, Plug-A-Bubble, PROMPT, Promware, QUEST, QueX, Quick-Pulse Programming, Ripplemode, RMX/80, RUPI, Seamless, SLD, UPI, and VLSiCEL, and the combination of ICE, iCS, iRMX, iSBC, iSBX, MCS, or UPI and a numerical suffix, 4-SITE.

MDS is an ordering code only and is not used as a product name or trademark. MDS® is a registered trademark of Mohawk Data Sciences Corporation.

\*MULTIBUS is a patented Intel bus.

Additional copies of this manual or other Intel literature may be obtained from:

Intel Corporation  
Literature Distribution  
Mail Stop SC6-59  
3065 Bowers Avenue  
Santa Clara, CA 95051

# Table of Contents

<b>OVERVIEW</b> .....	xvii
<b>CHAPTER 1</b>	
<b>INTRODUCTION</b>	
1.0 Overview .....	1-1
1.0.1 LAN Requirements .....	1-1
1.1 Networking Solutions Via Standards .....	1-2
1.1.1 The ISO Model .....	1-2
1.1.2 The IEEE 802 Committee .....	1-4
1.1.3 Existing and Emerging Medium Access Standards .....	1-5
1.2 The Intel LAN Solution .....	1-8
1.2.1 A Commitment to Standards .....	1-8
1.2.2 Intel's Ethernet/Cheapernet Chip Set .....	1-8
1.2.3 The 82588 Single-Chip LAN Controller .....	1-9
1.2.4 The iNA 960 Transport Software .....	1-10
<b>CHAPTER 2</b>	
<b>82586 LAN COPROCESSOR</b>	
2.0 Overview .....	2-1
2.1 Overview of the 82586 LAN Coprocessor .....	2-1
2.2 82586 Transmit Function .....	2-3
2.2.1 Framing .....	2-3
2.2.2 Link Management .....	2-4
2.2.3 Priority Mechanism .....	2-4
2.2.4 Details of the Link Management Algorithms .....	2-5
2.3 82586 Receive Functions .....	2-6
2.3.1 Frame Reception .....	2-6
2.3.2 Addressing .....	2-6
2.4 82586 Network Management and Diagnostic Functions .....	2-7
2.4.1 Transmission/Reception Error Reporting .....	2-7
2.4.2 Network Planning and Maintenance .....	2-7
2.4.3 Station Diagnostics .....	2-8
2.4.4 82586 Self Testing .....	2-8
2.5 82586/Host CPU Interaction .....	2-9
2.5.1 Logical Interface .....	2-9
2.5.2 Hardware Bus Interface .....	2-11
2.5.3 Memory Addressing .....	2-11
2.6 Initializing the 82586 .....	2-13
2.6.1 Initialization Root Format .....	2-13
2.6.2 Initialization Process .....	2-13
2.7 Controlling the 82586 .....	2-14
2.7.1 System Control Block (SCB) Format .....	2-14
2.7.2 Starting and Completing Control Commands .....	2-16
2.7.3 Command Unit (CU) Control .....	2-16
2.7.4 Receive Unit (RU) Control .....	2-20
2.7.5 Reset .....	2-22
2.7.6 Error Statistics Registers .....	2-23
2.7.7 SCB Status Update .....	2-23
2.8 Action Commands .....	2-24
2.8.1 General Action Command .....	2-25
2.8.2 NOP .....	2-26
2.8.3 IA-Setup .....	2-27
2.8.4 Configure .....	2-28
2.8.5 MC-Setup .....	2-30
2.8.6 Transmit .....	2-31

# Table of Contents (continued)

2.8.7	TDR (Time Domain Reflectometer)	2-35
2.8.8	Dump	2-36
2.8.9	Diagnose	2-43
2.9	Frame Reception	2-44
2.9.1	Receive Frame Area (RFA)	2-44
2.9.2	Frame Descriptor (FD) Format	2-44
2.9.3	Receive Buffer Descriptor Format	2-46
2.9.4	Initial Structure of the Receive Frame Area	2-46
2.9.5	Detailed Operation of Receiving a Frame	2-46
2.10	Bus Interface	2-48
2.10.1	Memory Addressing and Organization	2-49
2.10.2	Bus Operation	2-49
2.10.3	Bus Acquisition	2-50
2.10.4	FIFO-Threshold Mechanism	2-52
2.10.5	Bus Cycle Interleaving	2-53
2.10.6	CPU/82586 (CA/INT) Handshake	2-54
2.11	Network Interface Hardware	2-55
2.11.1	Encoding/Decoding	2-55
2.11.2	Carrier Sense	2-55
2.11.3	Collision Detection	2-56
2.11.4	Serial Link Acquisition	2-56
2.11.5	Loopback	2-57
2.11.6	Interframe Spacing Timer	2-57
2.12	Configuration Parameters	2-57
2.12.1	Framing Parameters	2-57
2.12.2	Link Management Parameters	2-58
2.12.3	Serial Interface Parameters	2-59
2.12.4	Host Interface Parameters	2-60
2.12.5	Network Management Parameters	2-61
2.13	Internal Architecture	2-61
2.13.1	The Host Interface Module	2-62
2.13.2	The Channel Interface Module	2-63
2.13.3	The FIFO Module	2-63

## CHAPTER 3

### PROGRAMMING THE 82586

3.0	Introduction	3-1
3.1	Fitting the 82586 into a System	3-1
3.2	The 82586 Handler	3-2
3.2.1	The 82586 Handler as a Standard Device Driver	3-2
3.2.2	The 82586 Handler as a Special Driver	3-4
3.3	Initialization	3-5
3.4	Simple Command Processing	3-6
3.4.1	Adding CBs to the CBL	3-6
3.4.2	Basic Interrupt Service Routine	3-6
3.5	Advanced Command Processing	3-7
3.5.1	Adding Command Blocks to Static and Dynamic Lists	3-8
3.5.2	Static List Interrupts	3-8
3.5.3	Dynamic List Interrupts	3-8
3.5.4	CU Command Simplification	3-11
3.6	Receive Frame Processing	3-12
3.6.1	Supplying FDs to the RDL	3-12
3.6.2	Supplying FDs to the FBL	3-13



## Table of Contents (continued)

3.6.3	Receive Interrupt Processing	3-14
3.6.4	Rules for Starting the RU	3-14
3.6.5	Considerations in Using Receive Buffers	3-15
3.7	Combining Receive and Command Processing	3-17
<b>CHAPTER 4</b>		
<b>82586 DATA LINK DRIVER</b>		
4.0	Introduction	4-2
4.1	Fitting the Software into the OSI Model	4-2
4.2	Large Model	4-3
4.3	The 82586 Handler	4-3
4.3.1	The Buffer Model	4-3
4.3.2	The Handler Interface	4-4
4.3.3	Initialization	4-6
4.3.3.1	Building the CB and RFA Pools	4-6
4.3.3.2	82586 Initialization	4-6
4.3.3.3	Self Test Diagnostics	4-7
4.3.4	Command Processing	4-8
4.3.4.1	Accessing Command Blocks	4-8
4.3.4.2	Issuing CU Commands	4-8
4.3.4.3	Interrupt Service Routine	4-9
4.3.4.4	Sending Frames	4-9
4.3.4.5	Accessing Transmit Buffers	4-10
4.3.4.6	Multicast Addresses	4-10
4.3.4.7	Resetting the 82586	4-11
4.3.5	Receive Frame Processing	4-12
4.3.5.1	Receive Interrupt Processing	4-12
4.3.5.2	Returning FD and RBD	4-12
4.3.5.3	Restarting the Receive Unit	4-12
4.4	Logical Link Control	4-13
4.4.1	Adding and Deleting LSAPs	4-15
4.5	Application Layer	4-15
4.5.1	Application Layer Human Interface	4-15
4.5.2	A Sample Session	4-16
4.5.3	Terminal Mode	4-18
4.5.3.1	Sending Frames	4-19
4.5.3.2	Receiving Frames	4-19
4.5.4	Monitor Mode	4-19
4.5.5	High Speed Transmit Mode	4-20
Appendix A: Compiling, Linking, Locating, and Running the Software on the iSBC 186/51 Board		4-21
Appendix B: Listing of the Software		4-23
<b>CHAPTER 5</b>		
<b>APPLICATION EXAMPLES</b>		
5.0	Overview	5-1
5.1	Minimum 82586 System Bus Speed	5-1
5.2	Setting the 82586 FIFO-Threshold	5-2
5.3	The Minimum Buffer Size	5-3
5.4	System Configurations	5-4
5.4.1	80186 Elementary Maximum Mode System	5-4

## Table of Contents (continued)

5.4.2	Stand Alone Multibus System	5-5
5.4.3	Dual Port RAM Systems	5-5
5.4.4	Multiple Bus Master Systems	5-9
5.5	Calculating Unique Multicast Addresses	5-9
5.6	A Low Cost Dual Port Memory Design	5-13
5.6.1	Hardware Design	5-13
5.6.2	Application Software	5-21
5.6.3	Special Considerations	5-58
5.6.4	Conclusion	5-58
5.7	iNA 960 Transport Engine	5-58
5.7.1	Introduction	5-58
5.7.2	Transport Engine Hardware	5-60
5.7.3	Transport Engine Software	5-60
<b>82586 TRAFFIC SIMULATOR AND MONITOR STATION PROGRAM</b>		
5.8	Introduction	5-63
5.9	Hardware Vehicle for the TSMS Program	5-63
5.10	LANHIB Hardware Description	5-63
5.10.1	82586 (Min Mode) Interface to the 80186	5-63
5.10.2	82586 Address Latch Interface	5-64
5.10.3	80186 Address Latch Interface	5-64
5.10.4	82586 Memory Interface	5-66
5.10.5	80186 Memory Interface	5-66
5.10.6	Memory Map	5-67
5.10.7	80186 I/O Interface	5-67
5.10.7.1	82586 Channel Attention Generation	5-67
5.10.7.2	82586 Hardware Reset Port	5-67
5.10.7.3	82530 Interface	5-67
5.10.7.4	82501 Loopback Configuration Port	5-67
5.10.7.5	On-Board Individual Address Port	5-67
5.10.8	82586 Ready Signal Generation	5-68
5.11	TSMS Program Control Flow	5-69
5.11.1	Main Program	5-69
5.11.2	Interrupt Service Routine	5-69
5.12	Capabilities and Limits of the TSMS Program	5-75
5.13	Example Executions of the TSMS Program	5-76
5.13.1	External Loopback Execution	5-77
5.13.2	Frame Reception in Promiscuous Mode	5-79
5.13.3	35.7% Network Traffic Load Generation	5-82
5.14	Programming PROMs to Run the TSMS Program	5-85
Appendix A: LANHIB Schematic		5-87
Appendix B: TSMS Program Listing		5-96
<b>CHAPTER 6</b>		
<b>82588 REFERENCE MANUAL</b>		
6.1	Introduction	6-2
6.2	82588 Internal Architecture	6-2
6.2.1	Parallel Section	6-2

## Table of Contents (continued)

6.2.2	Serial Section .....	6-3
6.3	Working with the 82588 .....	6-4
6.3.1	82588/Host CPU Interface .....	6-4
6.3.2	Transmitting a Frame .....	6-5
6.3.3	Receiving a Frame .....	6-6
6.4	Framing and Link Management .....	6-6
6.4.1	Frame Format .....	6-6
6.4.2	Frame Boundary Delineation .....	6-6
6.4.3	Addressing .....	6-7
6.4.4	Error Detection .....	6-7
6.4.5	Frame Transmission .....	6-8
6.4.6	Link Management .....	6-8
6.4.7	Priority Mechanism .....	6-9
6.4.8	Frame Reception .....	6-9
6.4.9	Physical Link Interface .....	6-11
6.5	82588 Network Management and Diagnostic Functions .....	6-13
6.5.1	Transmission/Reception Error Reporting .....	6-13
6.5.2	Network Planning and Maintenance .....	6-13
6.5.3	Station Diagnostics .....	6-14
6.5.4	82588 Self Testing .....	6-14
6.6	Initializing/Configuring the 82588 .....	6-14
6.6.1	Initializing the 82588 .....	6-14
6.6.2	Configuring the 82588 .....	6-14
6.6.3	Configuration Parameters .....	6-15
6.7	Controlling the 82588 .....	6-18
6.7.1	The Command Register .....	6-18
6.7.2	The Status Registers .....	6-19
6.7.3	Performing Execution Operations .....	6-21
6.7.4	Reception of Frames .....	6-21
6.8	Operations and Status .....	6-22
6.8.1	Operations .....	6-22
6.8.2	Illegal Commands .....	6-27
6.8.3	Event Status .....	6-27
6.9	System Interface .....	6-33
6.9.1	Command/Status Transfers .....	6-33
6.9.2	Data Transfer .....	6-34
6.9.3	Interrupt .....	6-34
6.9.4	Performance Considerations .....	6-34
6.10	80188 Based System .....	6-36
6.10.1	Link System .....	6-36
6.10.2	Application .....	6-36
	Appendix A: 82588 Software Drivers .....	6-39

## CHAPTER 7

### IMPLEMENTING StarLAN WITH THE INTEL 82588 CONTROLLER

7.1	Introduction .....	7-1
7.1.1	StarLAN .....	7-1
7.1.2	Network Topologies .....	7-1
7.1.3	The 82588 .....	7-2
7.1.4	Organization .....	7-2
7.2	StarLAN .....	7-2
7.2.1	StarLAN Topology .....	7-3
7.2.1.1	Telephone Network .....	7-3



## Table of Contents (continued)

7.2.1.2	StarLAN and Telephone Network .....	7-4
7.2.2	StarLAN and Ethernet .....	7-6
7.2.3	Basic StarLAN Components .....	7-6
7.2.3.1	StarLAN Node Interface .....	7-6
7.2.3.2	StarLAN HUB .....	7-7
7.2.3.3	StarLAN Cable .....	7-9
7.2.4	Framing .....	7-9
7.2.5	Signal Propagation and Collision .....	7-9
7.2.6	StarLAN Network Parameters .....	7-10
7.3	82588—LAN Controller for StarLAN .....	7-12
7.3.1	IEEE 802.3 Compatibility .....	7-12
7.3.2	Configurability of the 82588 .....	7-12
7.3.3	Clocks and Timers .....	7-13
7.3.4	Manchester Encoding and Decoding .....	7-13
7.3.5	Detection of Collision Presence Signal .....	7-13
7.3.5.1	Collision Detection by Code Violation .....	7-16
7.3.5.2	Collision Detection by Signature Comparison .....	7-16
7.3.6	Carrier Sensing .....	7-17
7.3.7	Squelching the Input .....	7-17
7.3.8	System Bus Interface .....	7-17
7.3.9	Debug and Diagnostic Aids .....	7-20
7.3.10	Jitter Performance .....	7-20
7.4	Working with the 82588 .....	7-21
7.4.1	Transmit and Retransmit Operations .....	7-21
7.4.2	Configuring the 82588 .....	7-22
7.4.3	Frame Reception .....	7-22
7.4.3.1	Multiple Buffer Frame Reception .....	7-22
7.4.4	Memory Dump of Registers .....	7-23
7.4.5	Other Operations .....	7-23
7.5	StarLAN Node for IBM PC .....	7-23
7.5.1	Interfacing to the IBM PC I/O Channel .....	7-25
7.5.1.1	Chip Select and Data Bus Interfacing .....	7-25
7.5.1.2	Clock Generation .....	7-26
7.5.1.3	DMA Interface .....	7-26
7.5.1.4	Interrupt Controller .....	7-27
7.5.2	Serial Link Interface .....	7-27
7.5.2.1	Transmit Path .....	7-27
7.5.2.2	Receive Path .....	7-28
7.5.3	Cost .....	7-29
7.5.4	80188 Interface to 82588 .....	7-29
7.5.5	iSBX Interface to StarLAN .....	7-29
7.5.6	Protection Circuits .....	7-32
7.6	StarLAN HUB .....	7-32
7.6.1	The HUB Design .....	7-33
7.6.1.1	Receiving Circuits and Carrier Sensing .....	7-33
7.6.1.2	Collision Detection .....	7-33
7.6.1.3	Collision Presence Signal .....	7-33
7.6.1.4	Signal Retiming .....	7-36
7.6.1.5	Designing the Retiming Circuit .....	7-36
7.6.1.6	Driver Circuits .....	7-37
7.6.1.7	Jabber Function .....	7-37
7.6.2	HUB Reliability .....	7-37
7.7	82588 Software Driver .....	7-37

# Table of Contents (continued)

7.7.1	Interfacing to IBM PC .....	7-38
7.7.1.1	Doing I/O on IBM PC .....	7-38
7.7.2	Initialization and Declarations .....	7-38
7.7.3	General Commands .....	7-38
7.7.4	DMA Routines .....	7-39
7.7.5	Interrupt Routines .....	7-39
	Appendix A: StarLAN Signals .....	7-40
	Appendix B: Single DMA Channel Interface .....	7-43
<b>CHAPTER 8</b>		
<b>LOCAL AREA NETWORKS</b>		
DATA SHEETS		
	82501 Ethernet Serial Interface .....	8-1
	82502 Ethernet Transceiver Chip .....	8-15
	82586 Local Area Network Coprocessor .....	8-27
	82588 Single-Chip LAN Controller .....	8-61
LAN ARTICLE REPRINTS		
	AR-345 Build a VLSI-based Workstation for the Ethernet Environment .....	8-87
	AR-346 VLSI Solutions for Tiered Office Networks .....	8-95
	AR-342 Chips Support Two Local Area Networks .....	8-105
	AR-405 Low-cost Dual Port RAM Design Delivers High Performance .....	8-111
	AR-371 Monolithic Controller Builds PC Network Without Toil or Trouble .....	8-117
	AR-385 Two Low-speed Nets Race to Link Computers .....	8-126
	AR-386 Power to the PCs .....	8-130
<b>CHAPTER 9</b>		
<b>GLOBAL COMMUNICATIONS</b>		
DATA SHEETS		
	8251A Programmable Communication Interface .....	9-1
	8273/8273-4 Programmable HDLC/SDLC Protocol Controller .....	9-18
	8274 Multi-Protocol Serial Controller (MPSC) .....	9-46
	82530/8250-6 Serial Communications Controller (SCC) .....	9-83
APPLICATION NOTES		
	AP-16 Using the 8251 Universal Synchronous/Asynchronous Receiver/Transmitter .....	9-111
	AP-36 Using the 8273 SDLC/HDLC Protocol Controller .....	9-142
	AP-134 Asynchronous Communications with the 8274 Multiple Protocol Serial Controller .....	9-189
	AP-145 Synchronous Communications with the 8274 Multiple Protocol Serial Controller .....	9-226
	AP-222 Asynchronous SDLC Communications with 82530 .....	9-266
<b>CHAPTER 10</b>		
<b>OTHER DATA COMMUNICATIONS</b>		
DATA SHEETS		
	8291A GPIB Talker/Listener .....	10-1
	8292 GPIB Controller .....	10-30
	8294A Data Encryption/Decryption Unit .....	10-45
APPLICATION NOTES		
	AP-66 Using the 8292 GPIB Controller .....	10-57
	AP-166 Using the 8291A GPIB Talker/Listener .....	10-114
ARTICLE REPRINTS		
	AR-208 LSI Transceiver Chips Complete GPIB Interface .....	10-147
	AR-113 LSI Chips Ease Standard 488 Bus Interfacing .....	10-155
TUTORIAL		
	Data Encryption Tutorial .....	10-165

## CHAPTER 11

### OpenNET™ PRODUCT FAMILY

iSX™ 554 MAP Communication Engine .....	11-1
MapNET™ Communications Software Member of the OpenNET Product Family .....	11-8
iSBC® 552 And ISMX™ 552 Ethernet Communications Engine Product .....	11-10
iSBC® 186/51 Communicating Computer .....	11-19
iRMX™ Networking Software—iRMX™—NET .....	11-32
XENIX Networking Software .....	11-38
iNA 960 Transport Software .....	11-43

## CHAPTER 12

### COMMUNICATION CONTROLLER BOARDS

iSBC® 88/45 Advanced Data Communications Processor Board .....	12-1
iSBC® 188/48 Advanced Communications Computer .....	12-10
iSBC® 188/56 Advanced Communications Computer .....	12-20
iSBC®534 Four-Channel Communications Expansion Board .....	12-29
iSBC®544 Intelligent Communications Controller .....	12-33
iSBC®561 SOEMI (Serial OEM Interface) Controller Board .....	12-40
iSBC® 580 MULTICHANNEL Bus to iLBX Bus Interface .....	12-45
iSBC® 589 Intelligent DMA Controller .....	12-49

## CHAPTER 13

### SPEECH PRODUCTS

iSBC® 570, 576, 577 Intel Speech Transaction Family .....	13-1
iSBC® 570 Speech Transaction Development Set .....	13-6
iSBC® 576 Speech Transaction Board .....	13-9
iSBC® 577 Speech Transaction Recognition Chip Set .....	13-14

## CHAPTER 14

### TELECOMMUNICATIONS

#### CODEC AND FILTERS

2910A PCM CODEC- $\mu$ Law .....	14-1
2911A-1 PCM CODEC-A Law .....	14-15
2912A PCM Transmit/Receive Filter .....	14-28
Applications Information 2910A/2911A/2912A .....	14-38
2910A/2911A/2912A O DBMO Levels .....	14-40

#### COMBINED SINGLE-CHIP PCM CODEC AND FILTERS

2913 and 2914 .....	14-41
2916 and 2917 .....	14-60
29C13 and 29C14 .....	14-76
29C16 and 29C17 .....	14-95

#### AP-142 Designing Second Generation Digital Telephony Systems

Using the Intel 2913/2914 CODEC/Filter COMBOCHIP .....	14-111
--	--------

#### iATC ADVANCED TELECOMMUNICATIONS COMPONENTS

##### FOR ANALOG SWITCHING APPLICATIONS

SLD Interface Specification .....	14-130
iATC 29C51/2952 Feature Control Combo Line Card Controller .....	14-139
iATC 29C50A Feature Control Combo .....	14-141
iATC 29C48 Feature Control Combo .....	14-160
iATC 2952 Integrated Line Card Controller .....	14-180
LCDK-29C51/52 iATC-29C51/52 Line Card Development Kit .....	14-195
AP-225 Line Balancing Application Brief .....	14-201

##### iATC ADVANCED TELECOMMUNICATIONS COMPONENTS FOR ISDN APPLICATIONS

iATC 29C53 Digital Exchange Controller Architectural Overview .....	14-206
iATC 29C55 Communications Interface Transceiver/Controller Architectural Overview .....	14-216
iATC 29C53 Digital Loop Controller .....	14-224
OTHER AVAILABLE TELECOMMUNICATION LITERATURE .....	14-239



# Alpha/Numeric Index

iATC 29C48 .....	14-160
iATC 29C50A .....	14-141
iATC 29C51 .....	14-139
iATC 2952 .....	14-139, 14-180
iATC 29C53 .....	14-206, 14-224
iATC 29C55 .....	14-216
iNA 960 .....	1-10, 5-58, 11-43
iRMX™ .....	11-32
iSBC® 88/45 .....	12-1
iSBC® 186/51 .....	4-21, 11-19
iSBC® 188/48 .....	12-10
iSBC® 188/56 .....	12-20
iSBC® 534 .....	12-29
iSBC® 544 .....	12-33
iSBC® 552 .....	11-10
iSBC® 561 .....	12-40
iSBC® 570 .....	13-1, 13-6
iSBC® 576 .....	13-1, 13-9
iSBC® 577 .....	13-1, 13-14
iSBC® 580 .....	12-45
iSBC® 589 .....	12-49
iSXM™ 552 .....	11-10
iSXM™ 554 .....	11-1
LCDK-29C51/52 .....	14-195
StarLAN .....	7-1, 7-2, 7-3, 7-4, 7-6, 7-7, 7-9, 7-10, 7-23, 7-29, 7-32, 7-40
XENIX .....	11-38
2910A .....	14-1
2911A-1 .....	14-15
2912A .....	14-28
2913 .....	14-41, 14-111
29C13 .....	14-76
2914 .....	14-41, 14-111
29C14 .....	14-76
2916 .....	14-60
29C16 .....	14-95
2917 .....	14-60
29C17 .....	14-95
8250-6 .....	9-83
8251 .....	9-111
8251A .....	9-1
8253-6 .....	9-83
8273/8273-4 .....	9-18, 9-142
8274 .....	9-46, 9-189, 9-226
8291A .....	10-1, 10-2
8292 .....	10-30, 10-57

## Alpha/Numeric Index

8294A .....	10-45
80186 .....	5-4, 5-63, 5-64, 5-66, 5-67
80188 .....	6-36, 7-29
82501 .....	8-1
82502 .....	8-15
82530 .....	5-67, 9-83, 9-226
82586 .....	2-1, 2-6, 2-7, 2-8, 2-9, 2-13, 2-14, 2-54, 3-1, 3-2, 4-3, 4-6, 4-11, 5-1, 5-2, 5-63, 5-64, 5-66, 5-67, 5-68, 8-27
82588 .....	1-9, 6-2, 6-4, 6-13, 6-14, 6-18, 6-39, 7-2, 7-12, 7-21, 7-29, 7-37, 8-61



## CUSTOMER SUPPORT

### CUSTOMER SUPPORT

Customer Support is Intel's complete support service that provides Intel customers with Customer Training, Software Support and Hardware Support.

After a customer purchases any system hardware or software product, service and support become major factors in determining whether that product will continue to meet a customer's expectations. Such support requires an international support organization and a breadth of programs to meet a variety of customer needs. Intel's extensive customer support includes factory repair services as well as worldwide field service offices providing hardware repair services, software support services and customer training classes.

### HARDWARE SUPPORT

Hardware Support Services provides maintenance on Intel supported products at board and system level. Both field and factory services are offered. Services include several types of field maintenance agreements, installation and warranty services, hourly contracted services (factory return for repair) and specially negotiated support agreements for system integrators and large volume end-users having unique service requirements. For more information contact your local Intel Sales Office.

### SOFTWARE SUPPORT

Software Support Service provides maintenance on software packages via software support contracts which include subscription services, information phone support, and updates. Consulting services can be arranged for on-site assistance at the customer's location for both short-term and long-term needs. For complex products such as NDS II or PICE, orientation/installation packages are available through membership in Insite User's Library, where customer-submitted programs are catalogued and made available for a minimum fee to members. For more information contact your local Intel Sales Office.

### CUSTOMER TRAINING

Customer Training provides workshops at customer sites (by agreement) and on a regularly scheduled basis at Intel's facilities. Intel offers a breadth of workshops on microprocessors, operating systems and programming languages, etc. For more information on these classes contact the Training Center nearest you.

### TRAINING CENTER LOCATIONS

To obtain a complete catalog of our workshops, call the nearest Training Center in your area.

Boston	(617) 692-1000	London	(0793) 696-000
Chicago	(312) 310-5700	Munich	(089) 5389-1
San Francisco	(415) 940-7800	Paris	(01) 687-22-21
Washington, D.C.	(301) 474-2878	Stockholm	(468) 734-01-00
Israel	(972) 349-491-099	Milan	39-2-82-44-071
Tokyo	03-437-6611	Benelux (Rotterdam)	(10) 21-23-77
Osaka (Call Tokyo)	03-437-6611	Copenhagen	(1) 198-033
Toronto, Canada	(416) 675-2105	Hong Kong	5-215311-7



## PREFACE

Intel communication products provide complete solutions to a variety of communication needs including data communications, telecommunications, and speech. These communication products provide vertically integrated solutions to state-of-the-art applications. Our commitment is to supply our customers with complete hardware and software building blocks ranging from components up through complete systems which support industry-wide standards as well as proprietary designs. In addition, Intel supports customers with more than 300 field application engineers, who each have an average of 10 years experience in electronic design.

In the area of data communications, Intel provides a broad range of products including leading-edge components, communication boards, industry-standard software, and complete OEM systems supporting both Global Area Networks (GANs) as well as Local Area Networks (LANs). In the GAN area we have both boards and components supporting such standards as: Async, Bisync, HDLC/SDLC. While in the LAN area we provide components, boards, software and systems-supporting standards such as: Ethernet/Cheapernet, IBM PC NET, StarLAN, and MAP as well as proprietary networks. Since our systems use our software and boards, which in turn use our components, we optimize our designs from the components on up to provide the highest performance solution at each level of the design.

Intel's speech products: open systems compatible building blocks for RMX-based factory automation systems requiring human interaction. The speech transaction family provides application and maintenance software tools that greatly reduce speech I/O interaction development time. The speech transaction board implements this result in a variety of MULTIBUS® I environments.

Intel's broad range of VLSI building blocks cover the voice, data and integrated voice/data/video communications needs in evolving automated offices and communications networks on a global level. By spearheading international standards, virtual access and interface of office communication products is achieved in a manner transparent to the user. Intel supports all levels of networks from the office through world-wide public communications standards.



# INTEL DATA COMMUNICATIONS FAMILY OVERVIEW

Data Communications has become an increasingly important factor in computer system design with the evolution of distributed processing and remote, networked peripherals. Intel's data communications product line provides a range of components to satisfy the broad spectrum of speed, protocol support and protocol flexibility needs (Figure 1).

## GLOBAL DATA COMMUNICATIONS: ASYNCHRONOUS AND SYNCHRONOUS PROTOCOLS

### Dedicated data communications controllers

For low-to-medium speed (up to 19.2 Kbps), the 8251A USART (Universal Synchronous Asynchronous Receiver/Transmitter) is the industry standard for asynchronous communications. It can be used in such applications as personal computers, workstations, word processors, CRT terminals, point-of-sale terminals, banking terminals, printers, communications processors, data concentrators, industrial control networks, etc.

The 8256 MUART (Multi-function Universal Asynchronous Receiver/Transmitter) is a highly competent asynchronous communications controller. It considerably minimizes the number of LSI required in a system with an asynchronous interface. The 8256 integrates the

four more common peripheral functions of a microprocessor based system as well as a full-duplex, double buffered serial asynchronous receiver/transmitter with an on-chip baud rate generator.

The 8273 is a dedicated high level peripheral controller for SDLC/HDLC protocol support. It provides an high level of Data Link Control support for IBM-SNA or CCITT X.25 compatible microcomputer systems. This device minimizes CPU overhead by supporting a comprehensive frame level operation. The 8273 is compatible with every telephone network-based communication system due to its speed (up to 64 Kbps) and flexible modem interface.

### Multiprotocol controllers

Multi-protocol controllers bridge the gap between byte oriented and bit oriented protocols (HDLC/SDLC). They provide an easy migration path for the user through a single software reconfiguration. Design of high-level protocols like X.25 are considerably simplified when they are coupled with the power of high performance processors such as the iAPX 86/88/186, or 188. They are also used to implement custom high-level protocols on top of standard bit-synchronous protocols.

The dual-channel 8274 MPSC (Multi-Protocol Serial




FIGURE 1: A Spectrum of Data Communications Solutions

Controller) provide a solution for Asynchronous, Byte Synchronous (IBM Bisync) and Bit Synchronous (HDLC/SDLC) protocols support. It is optimized for high-speed applications requiring the flexibility of the protocol support and the integration of multiple communications channels.

The 82530 SCC (Serial Communications Controller) is another dual channel multiprotocol controller. It contains new functions including on-chip baud rate generators, digital phase locked loops, various data encoding/-decoding schemes and extensive diagnostic capabilities. All these added features reduce the need for external logic and greatly improve the reliability and maintainability of the system.

### **Distributed Intelligence Systems**

The 8044/8744 is a microcontroller with an on chip serial communication processor. It simplifies control of remote subsystems (subsystems that are physically separated from the host CPU and communicate over a serial link).

The 8044 and 8051 CPUs are identical. The serial communication is handled by an additional processor called the Serial Interface Unit (SIU). The SIU operates concurrently with the CPU and offers a high level of intelligence and performance for HDLC/SDLC based communications. The SIU can handle 2.4 Mbps in Half-Duplex mode.

In addition to controlling communications with the host CPU, the 8044 provides significant peripheral control. Examples include local keyboard, CRT and printer control as well as design of network for Distributed Intelligence Systems (Medical instrumentation, CATV, PABX, etc. . . .)

Detailed 8044/8744 information is contained in the Intel Microcontroller Handbook.

### **Instrumentation**

The 8291 A, 8292, and 8293 family of components provide complete, high-performance support for IEEE-488 (GPIB) standard interface. GPIB is used in instrumentation applications.

The 8291 A implements the Talker/Listener functions of the GPIB.

The 8292 provides the controller functions. Operating in tandem with the 8291 A, it complements its interface functions to provide a full-capability GPIB interface.

The 8293 is a low-power, high-current, HMOS 8-line transceiver. It provides the electrical interface to the GPIB.

### **Local Area Networks**

Intel has developed the first complete VLSI solution for Local Area Networks (LANs) and Ethernet in particular: the 82586 Local Area Network Coprocessor and the 82501 ESI (Ethernet Serial Interface).

Four on chip DMA channels allow the 82586 to operate as a bus master. The 82586 manages the entire process of transmitting and receiving frames, thereby relieving the host processor of the tasks of managing the communication interface to the network.

An extensive set of diagnostic capabilities, implemented in silicon, simplifies the design of more reliable local networks and facilitates their maintenance. In order to take full advantage of the LAN concept and CSMA/CD access method, the 82586 architecture is software configurable. This allows the 82586 to be "customized" for other applications including serial backplanes (serial peripheral interconnection), low cost short distance LANs, broadband networks and medium speed (1-2 Mbps) LANs.

The 82501 is designed to work directly with the 82586 in Ethernet applications. The major functions of the ESI are to generate the 10 MHz transmit clock for the 82586, to perform Manchester encoding/decoding of transmitted/-received frames, and to provide the electrical interface to the Ethernet transceiver cable

The Intel Data Communications product family provides a wide range of solutions for the needs of data communications systems.



---

# Introduction

1

---



# CHAPTER 1 INTRODUCTION

## 1.0 OVERVIEW

Through the 1970's, with the evolution of the micro-processor, the concept of distributed processing became ever more attractive. The ability to integrate the intelligence of yesterday's boards onto today's chips drove the cost of computing to a point where decentralization of processing was not only feasible, but practical as well. In the 1980's, we have seen the advent of engineering workstations, instrumentation, personal computers, printers, and much more, all with the capability of performing their respective tasks independently of any supervisory machine. This decentralization of computing power has brought about the need to interconnect the different "nodes" in order to fulfill the following requirements. First, by interconnecting, we allow for the sharing of expensive peripheral resources like printers, plotters and file servers. Second, we allow for the sharing of information via common data bases. Finally, high level services, such as electronic mail, are supplied. Thus was the concept of networking born.

The definition of a network in its broadest sense is a system of processing units connected by communication lines. This definition can be broken down further based on the characteristics of a specific network. One special type of network is a Local Area Network or LAN. A LAN is defined as being a network supporting peer-to-peer communication over distances of tens of meters to several kilometers. Peer-to-peer implies that each station on the network is its own boss, i.e., there is no master-slave relationship. This chapter describes Local Area Networks vis-a-vis open system architecture. Also, a discussion of existing and emerging Local Area Network standards is presented, followed by an overview of Intel's Local Area Network components and related products and how they map into the existing and emerging standards.

### 1.0.1 LAN Requirements

At Intel, we have adopted a model of hypothetical Local Area Network implementation (see Figure 1-1). For this model there are three different "tiers" where each tier's performance characteristics are application specific. Tier 1 is the mainframe to mainframe interconnection. This type of network will be called on to transfer large data bases in an efficient manner so speed (20-100 Mbps) is essential while cost is not as sensitive. Tier 3 consists of departmental clusters linking, for example, a group of PCs in the Finance department or several process control stations on the factory floor. Providing the interface between various clusters and a gateway to Tier 1 is the LAN backbone of Tier 2. Addi-

tionally, Tier 2 will connect the expensive peripherals, such as plotters and file servers to the network. A network such as this probably does not exist today but it may be typical of a departmental network in the near future.

Just as the different tiers have varied requirements, so, too, will the characteristics of each department's LAN vary depending on which organization they serve within the company. In general, the different departments within most companies can be divided into three distinct environments: factory, engineering, and office. On the factory floor, where a typical application is networking process control stations and robotics controllers, a network must be able to span a large distance while maintaining a high degree of noise immunity. Furthermore, the ability for each node to send a message must be deterministic, in that each must have a chance to transmit in a given interval of time. For engineering applications, in which CAD/CAE workstations are interconnected, the required network characteristics are high throughput over short to moderate distances. Finally, in the office the primary need is the interconnection of personal computers. This application is highly cost sensitive but doesn't need the same high throughput or distance as in the factory or engineering lab. As you can see, because of the different applications and varied requirements of each, no single LAN will be able to support them all. As such, many LANs have evolved over the last five to ten years. But, which of these will be on the market five to ten years from now?

There are four attributes that a Local Area Network must have in order to insure its own longevity. First, it must be backed by one or more major companies. Not only will the associated companies add credibility to the network, but they also provide the capital to cover development costs. Second, the existence of VLSI is essential. VLSI reduces cost and simplifies the design. Standardized software is the third essential ingredient. It allows for standard interfaces in addition to minimizing time to market. Finally, and most importantly, the network itself must be an industry standard. The end user needs to be able to purchase a personal computer from one company, a file server from a second and a printer from a third, interconnect them by simply "plugging them in" and not have to worry about low level concerns such as protocols or media.

The International Standards Organization (ISO) and the IEEE have for several years been developing the models on which networking standards are based as well as the standards themselves. The next section overviews the activities of these two bodies in generating networking standards.




Figure 1-1. The Three-Tiered Networking Model

## 1.1 NETWORKING SOLUTIONS VIA STANDARDS

Networking is not a new concept, but until recently, networks have been of a proprietary nature. In the past, an end user had to buy all of its computing equipment from the same vendor in order to interconnect it. This problem was solved when the concept of "open systems" was developed. An open system is built using widely accepted standards. Open systems allow the end user to purchase equipment from several vendors in order to realize an optimal solution for any given application. Note that when a standard becomes widely accepted, it also becomes feasible to implement the standard in VLSI, thereby lowering the overall per node connection.

### 1.1.1 The ISO Model

The International Standard Organization (ISO), in an effort to encourage "open" networks, developed the

Open Systems Interconnect (OSI) reference model. In simple terms, the model logically groups the functions and sets of rules, called protocols, necessary to establish and conduct communication between two or more parties. The model consists of seven functions, often referred to as layers. The OSI model describes the functions of each layer in broad terms, not specific implementations.

This layered model approach affords two key advantages. First, layers allow a clear division of the design task through modularity making specifications clean. Second, systems based on a layered architecture are flexible. Flexibility is achieved because each layer functions independently of the layer above or below it. Thus, specific layer implementations can be changed easily. For example, layers 1 and 2 of a network can be changed to be either CSMA/CD based (e.g., IEEE 802.3) or token ring based (e.g., IEEE 802.5), without affecting layers 3 through 7.

The layer functions of the OSI model are summarized in Figure 1-2.

# LAN COMPONENTS USER'S MANUAL




Figure 1-2. Layer Functions of the OSI Model

The **Physical Layer** describes the physical media over which the bit stream is to be transmitted. This Layer specifies type of cable (coax, twisted pair, etc.), connectors, signal levels, bit rate, data encoding method, modulation method, and method for detecting collisions in contention networks. In short, this Layer describes the actual physical media over which the bit stream is transmitted and the method of transmission, i.e., baseband or broadband.

The **Data Link** describes the rules for transmitting on the channel (made up of the encoder/decoder, transceiver cable, and transmission medium). Such items as the format of the information (frame) and procedures for gaining control of the channel (access method), transmitting the frame and releasing the physical media are specified by the Data Link Layer.

The **Network Layer** controls switching between links in a multihop network. The Network Layer is not necessary for a single LAN system because all stations connected onto a LAN share the same channel. This Layer is critical in gateway, communication server, and dial-up-communication applications.

The **Transport Layer** ensures end-to-end message integrity and provides for the required quality of service for exchanged information. For example, end-to-end acknowledgements and flow control are performed by the Transport Layer.

The **Session Layer** establishes and terminates logical connections between network entities. This Layer is also responsible for the mapping of logical names into network addresses.

The **Presentation Layer** provides for any necessary translation, format conversion, or code conversion to put the information into a recognizable form.

The **Application Layer** provides network based services to the end user. Examples of network services are distributed data bases and electronic mail. The Application Layer is not to be confused with the end user application itself.

Network Management is responsible for operation planning, which includes the gathering of operational statistics such as errors and traffic. It is also responsible for network initialization and maintenance (fault isolation). Network Management interfaces to each of the seven layers.

## THE OSI MODEL AND NETWORK IMPLEMENTATIONS

The Physical and Data Link Layers of the OSI model ensure interconnectability. By implementing a particular physical and data link specification, equipment from multiple vendors can be physically and electrically con-

nected. The remaining five layers of the OSI model ensure interoperation among the interconnected stations in an open network.

For example, Intel's NDS-II Multi-User Networked Microcomputer Development System is a LAN based system utilizing IEEE 802.3 10Base5 (Ethernet) for Layers 1 and 2 and Intel Network Architecture (iNA) for Layers 3 through 7. Non-Intel equipment wishing to connect to the physical network need only adhere to the Ethernet specifications to ensure proper interconnection and gain access to the "data highway." In order to communicate with the system's Network Resource Manager (for interoperation), the foreign station would have to conform to the remaining Layers of iNA.

The ISO open system interconnect model has been adopted by the IEEE standards board for use in defining their standards for the various layers.

### 1.1.2 The IEEE 802 Committee

The Institute of Electrical and Electronics Engineers (IEEE), in response to a need for standardization in the field of Local Area Networks, formed the IEEE 802 standard body. The 802 standards specify the different protocols, access methods and their relationship with the ISO Open System Interconnection (OSI) Reference Model for Layer 1 and Layer 2 (see Figure 1-3). IEEE 802.1 explains how the different standards relate to each other and how they map into the OSI model. The Logical Link Control standard is outlined by IEEE 802.2. IEEE 802.3, 802.4 and 802.5 specify the three different media access methods; CSMA/CD, token bus and token ring respectively.




Figure 1-3. The IEEE 802 Standards Committees

### CSMA/CD

Carrier Sense Multiple Access with Collision Detection (CSMA/CD) is a simple and efficient means of determining how a station transmits information over common medium that is shared with other stations. CSMA/CD is the access method defined by the IEEE 802.3 standard.

Carrier Sense (CS) means that any station wishing to transmit "listens" first. When the channel is busy (i.e., some other station is transmitting) the station waits (defers) until the channel is clear before transmitting.

Multiple Access (MA) means that any stations wishing to transmit can do so. No central controller is needed to decide who is able to transmit and in what order. The environment in which all stations on the network are peers with equal access is commonly referred to as distributed control.

Collision Detection (CD) means that when the channel is idle (no other station is transmitting) a station can start transmitting. It is possible for two stations to start transmitting simultaneously causing a "collision". In the event of a collision, the transmitting stations will continue transmitting for a fixed time to ensure that all transmitting stations detect the collision. This is known as jamming. After the jam, the stations stop transmitting and wait a random period of time before retrying. The range of random wait times increases with the number of successive collisions such that collisions can be resolved even if a large number of stations are colliding.

There are three significant advantages to the CSMA/CD protocol. The first and foremost is that CSMA/CD is a proven technology. One CSMA/CD network, Ethernet, has been used by Xerox since 1975. Ethernet is so well understood and accepted that IEEE adopted it (with minor changes) as the IEEE 802.3 10Base5 (10 Mbps, Baseband, 500 meters per segment) standard. Reliability is the second advantage to the 802.3 protocol. This media access method enables the network to operate without central control or switching. Thus, if a single station malfunctions, the rest of the network can continue operation. Finally, since CSMA/CD networks are of a passive, distributed nature, they allow for easy expansion. New nodes can be added at any time without reinitializing the entire network.

### TOKEN PASSING PROTOCOLS

The IEEE 802.4 standard outlines the Token Bus media access method. A token is a group of coded bits that are passed from station to station on the network. The station that controls or "possesses" the token also controls the right of access to the link. So, as the token is passed, control of medium access is also passed. The link is a physical bus in that all the stations are attached to a common medium, but the token is passed from station to station forming a logical ring. For this reason, the token bus protocol has been identified as being a "logical ring on a physical bus".

During steady state operation, there are two possible activities, data transfer and token passing. During the data transfer phase, a given station possesses the token and simply transmits data to one or more of the other stations of the link. Stations not possessing the token do not transmit, but listen to transmission for an address match. After a transmission is complete, the token is passed to the next station in the logical ring. This is the token passing phase.

Although the transmission of data and token passing are straightforward operations, network maintenance tasks make the token bus protocol relatively complex. The functions of network initialization, lost token recovery, adding new stations and general logical ring housekeeping are difficult to implement. Additionally, all these functions must be replicated among all the token using stations on a given network in a prioritized fashion.

Despite the relative complexity of the token bus access method, there are two notable features. In general, the primary advantage to token passing protocols is that they are deterministic as opposed to probabilistic. What this means is that every station will have a definite opportunity to transmit within a given interval of time. With CSMA/CD, there is only a statistical probability that each station will be able to transmit. In addition to the deterministic feature, token bus networks have the ability to span large distances, more than 10 kilometers.

There is a second token passing network that is emerging. IBM sponsors a token ring protocol as a LAN backbone. Token ring is similar to token bus except that in addition to being a logical ring it is also a physical ring. The token ring protocol is governed by the IEEE 802.5 committee. It has similar performance characteristics as the token bus protocol.

#### 1.1.3 Existing and Emerging Medium Access Standards

It has been established that no single LAN technology can satisfy the needs of every application. But, at the same time, the LAN marketplace cannot support every

protocol that comes along. As a result, there are certain medium access control technologies that will be accepted as industry standards for given applications. Described here are the protocols that are already accepted, as well as those that are emerging, as industry-wide standards.

### ETHERNET/CHEAPERNET

The IEEE 802.3 10Base5 standard (Ethernet) has gained wide acceptance by both large and small corporations as a high speed (10 Mbps) Local Area Network. The Ethernet channel is a low noise, shielded 50Ω coaxial cable over which information is transmitted at 10 million bits per second. Each segment of cable can be up to 500 meters in length and can be connected into longer network lengths using repeaters. Repeaters are responsible for regenerating the signal from one cable segment on another. At each end of a cable segment a terminator is attached. This passive device provides the proper electrical termination to eliminate reflections.

The transceiver transmits and receives signals on the coaxial cable. In addition, it isolates the node from the channel so that a failure within the node will not affect the rest of the network. The transceiver is also responsible for detecting when two or more stations transmit simultaneously (collisions). Ethernet transceivers are connected to the network coaxial cable using a simple tap, and to the station it serves via the transceiver cable which can be up to 50 meters in length.

Finally, an Ethernet interface, which includes a serial interface and a data link controller, provides the connection to the user or server station. It also performs frame manipulation, addressing, detecting transmission errors, network link management and encoding and decoding of the data to and from the transceiver.

Due to its high speed and relatively high cost, Ethernet is targeted to be a LAN backbone for the engineering and office environments. It is also feasible to utilize Ethernet in engineering workstation and personal computer cluster applications where cost is not a sensitive issue.

One of the major contributors to the high cost per connection of Ethernet is the cable. Ethernet cable must be highly immune to noise so that each cable segment can be 500 meters in length. In response to this drawback, Cheapernet was developed. Cheapernet is identical to Ethernet with the following exceptions. First, less expensive RG-58 CATV coaxial cable is used as the network link. Second, the transceiver function is integrated into the node. Consequently each node is connected to the link via a BNC T-connector. Use of the lower performance cable limits Cheapernet to 185 meter segments with 30 nodes per segment.

Cheapernet preserves the high data transfer rate of Ethernet, but reduces the per node cost considerably. For this reason, Cheapernet is optimized for high performance workstation or personal computer network clusters.

**OPTIMIZED BROADBAND (IBM PC NETWORK)**

In August 1984, IBM announced a new low cost IBM PC Network based on single frequency 2 Mbps CSMA/CD broadband technology. This network was proposed to the IEEE 802.3 committee under the name of Optimized Broadband by Sytek, Intel and General Instrument. The IBM PC Network uses standard CATV coaxial cables and hardware connections.

The IBM PC Network, in a user installable configuration, can handle up to 72 nodes and span 1000 foot

radius. A key feature of this network is the IBM PC Network Translator Unit. The Translator Unit provides broadband frequency translation from the return channel to the forward channel, for a passive IBM PC Network. For greater capability, the IBM PC Network can be used in a professionally installed broadband network allowing up to 1000 IBM Personal Computers within a 5 Km radius of the network translator unit.

The IBM PC Network can be used as either a Tier 2 or Tier 3 network. For a Tier 2 network the professionally installed broadband network would be used. This would have the advantage of covering a large area, such as a campus, and provide a high degree of connectivity. In a Tier 3 network the user installable option would be chosen, thus keeping the expense of installation at a minimum.





Figure 1-4. Ethernet/Cheapernet Configurations






Figure 1-5. Optimized Broadband (IBM PC Network) Using Both the 82586 and the 82588


There are distinct advantages of going with broadband technology. CATV cables and connectors are inexpensive and readily available. These cables and connectors provide the capability for a user installable network as opposed to a professionally installable network like Ethernet. Broadband also allows a much greater usable bandwidth than baseband. Typical usable bandwidth on a broadband cable is in the range of 400 MHz while baseband is around 10 MHz. Thus broadband networks can be expandable utilizing the available bandwidth. Additional features such as real time voice and real time video can be integrated into a broadband network. Broadband networks can cover a larger area than baseband networks such as Ethernet and Cheapernet. Ethernet can cover a 2.5 Km radius, while IBM PC net can cover a 5 Km radius.

**STARLAN**

A fourth CSMA/CD network sponsored by the IEEE 802.3 committee is the 1 Mbps baseband standard or STARLAN. For STARLAN, each station is connected to a "hub" and each hub can be connected to another hub in point-to-point fashion. The result is cascaded

star-shaped clusters. Each hub serves as the point of concentration, similar to a telephone wiring closet and performs two major functions: signal regeneration and retiming (for retransmission to other stations and hubs) and collision detection. When two stations transmit simultaneously and a collision occurs, the hub will send a collision presence signal to all receivers. The hubs can be cascaded up to five levels and each station-to-hub or hub-to-hub interconnection can be up to 250 meters in length.

STARLAN was developed for personal computer network clusters and has several features that make it ideal for this application. Cost is the most sensitive issue in the personal computer field and the STARLAN hardware and cabling scheme are designed to be inexpensive. The cabling scheme uses standard twisted-pair telephone wiring and is laid out in a similar fashion where the STARLAN hub is analogous to a telephone wiring closet. Today's buildings are designed with this cabling scheme in mind which means installation, reconfiguring and servicing will be easy and low cost as well. Furthermore, most buildings use only about one half of the existing telephone cabling so the spares can be easily used for a STARLAN network.



230814-B5

Figure 1-6. STARLAN Configuration

## 1.2 THE INTEL LAN SOLUTION

### 1.2.1 A Commitment To Standards

Intel Corporation has been and will continue to be dedicated to driving Local Area Network industry standards. The application base created by a widely accepted standard makes it viable to design and manufacture VLSI solutions. In turn, VLSI drives down the system cost which benefits the end user. Against this background, Intel has been deeply involved in the IEEE LAN standards boards.

Today, Intel has the most complete range of VLSI, software and boards to support the existing and emerging industry standards for Local Area Networks. The 82586 LAN Coprocessor, the 82501 Ethernet Serial Interface and the 82502 Ethernet Transceiver Chip make up Intel's three chip set for IEEE 802.3 10 Mbps networks (Ethernet and Cheapernet). For the mid-range LAN applications, i.e., STARLAN and IBM PC Net, Intel offers the 82588 Single-Chip LAN Coprocessor. Finally, iNA960 is Intel's ISO 8073 compatible Transport Layer Software. Intel also supplies several addition board and software solutions in the networking field. For information on these product lines, please contact your local Intel Field Sales representative.

### 1.2.2 Intel's Ethernet/Cheapernet Chip Set

#### THE 82586 LAN COPROCESSOR

The 82586 is an intelligent peripheral that completely manages the processes of transmitting and receiving frames over a network. The 82586 offloads the host CPU of the tasks related to managing communication activities. More importantly, the 82586 does not depend on the host CPU for time critical functions (e.g., transmission and reception of frames). Hence, the 82586 is truly a coprocessor.

In addition to the high performance of the 82586, it also features a high degree of flexibility. The 82586's network parameters are programmable so that LANs optimized to specific applications can be realized. When powered up, the chip defaults to the Ethernet/Cheapernet configuration. But when programmed accordingly, the 82586 can support STARLAN, IBM PC Net, MIRLAN and a wide range of proprietary Local Area Networks. Because of its flexibility, the 82586 is also ideal for Serial Backplane applications.

The 82586 interfaces easily to available microprocessors. Systems requiring minimum component count can

take advantage of the 82586's direct interface (no "TTL glue") to Intel's 80188 (8-bit bus) and 80186 (16-bit) microprocessors.

The 82586 efficiently uses memory through data "buffer chaining." System memory is not wasted because short frames (75% of network traffic is less than 100 bytes) can be saved in buffers of minimal size, while long frames are saved by successively chaining buffers together. The 82586 manages this chaining process without CPU intervention, thereby maintaining high system performance.

The 82586 provides a rich set of node/network management and maintenance capabilities. Included are:

- Error tallies in system memory to monitor:
  - Number of frames incorrectly received due to CRC errors
  - Number of frames incorrectly received due to misaligned frames
  - Number of collisions experienced while trying to transmit a specific frame
  - Number of frames lost due to lack of receive buffers
  - Number of frames lost due to DMA overrun while receiving frames
- Monitoring of the node's collision detection failure reporting mechanism.

The 82586 provides diagnostic capability via internal and external loopback service. Distance to cable breaks and shorts is provided by on-chip time domain reflectometry.

### THE 82501 ETHERNET SERIAL INTERFACE

The 82501 is designed to work directly with the 82586 in 10 Mbps LAN applications. The primary function of the 82501 is to perform Manchester encoding/decoding, provide 10 MHz transmit and receive clocks to the 82586, and to drive the transceiver cable. The 82501 provides for fault isolation via an internal loopback. Continuous transmission (babbling) is prevented by an on-chip watchdog timer.

The 82501 is compatible with the IEEE 802.3 10 Mbps standards for Ethernet and Cheapernet.

### THE 82502 ETHERNET TRANSCEIVER CHIP

The 82502 rounds out Intel's three chip set for IEEE 802.3 10 Mbps LAN Standards. Transmission of data onto the network coaxial cable, reception of data from the coax and collision detection are the three primary functions of the 82502. Additional features are:

- Anti-jabber watchdog timer to prevent continuous transmission by a single station.

- A defeatable Signal Quality Error (SQE) test which verifies functionality of the collision detection circuitry.
- On-chip precision voltage reference which allows for relaxed power supply tolerances.
- CHMOS technology which allows the 82502 to run at very low power consumption levels, thus enhancing reliability.

The 82502 supports Ethernet, Cheapernet and repeater transceiver applications.

### 1.2.3 The 82588 Single-Chip LAN Controller


The 82588 is a highly integrated LAN controller targeted for use in cost sensitive CSMA/CD LAN applications, in particular, personal computer interconnection. The 82588 integrates most of the OSI Layer 1 and 2 functions onto a single chip. Included are a CSMA/CD data link controller, a data encoder and decoder and two different collision detection mechanisms. This high-integration allows the system designer to reduce component count, and thus reduce board space and development time. The functionality of the 82588 is optimized at up to 2 Mbps in either baseband or broadband networks.

Like the 82586, the network parameters of the 82588 are programmable, providing the flexibility to support numerous LAN applications. Among the programmable parameters are:

- Framing (end of carrier or SDLC)
- Address Field Length
- Station Priority
- Interframe Spacing
- Slot Time
- CRC-32 or CRC-16
- NRZI or Manchester encoding/decoding

Additionally, the 82588 supports a variety of frame formats and network topologies. The 82588 is compatible with the STARLAN (1 Mbps baseband) and Optimized Broadband (IBM PC Network, 2 Mbps Broadband) networking standards.

A major breakthrough of the 82588 are the two methods of logic based collision detection. The Code Violation method detects a collision when a data transition occurs outside of the specified regions. The Bit Comparison method compares the "signature" of a transmitted frame to the receive frame "signature" while listening to itself.



**Figure 1-7. Intel's LAN Component Solutions**

Another significant feature of the 82588 is its friendly system interface. High level commands such as TRANSMIT and CONFIGURE are used. The 82588 supports the same buffer chaining reception method used in the 82586 which provides for efficient memory usage. Finally, the 82588 has a complete set of network management, maintenance and diagnostic capabilities that allow the designer to minimize debug time and maintain top network efficiency.

### 1.2.4 The iNA 960 Transport Software

iNA 960 is a general purpose Local Area Network software package that provides the user with guaranteed end to end message delivery. iNA 960 conforms to the International Standards Organization's 8073 specification for Class 4 transport layer services. iNA 960 also provides network management functions, and 82586 device drivers.

#### TRANSPORT SERVICES

The iNA 960 transport layer implements two kinds of message delivery services: virtual circuits and datagram. Virtual circuits provide a reliable point-to-point message delivery service ensuring maximum data integrity and are fully compatible with the ISO 8073 Class 4 protocol. In addition to guarantee message integrity; iNA 960:

- Provides flow control (data rate matching between sender and receiver).

- Supports multiple simultaneous connections (process multiplexing).
- Handles variable length messages (independently of physical frame size).
- Supports expedited delivery (to transmit urgent data).

The datagram option provides "best effort" delivery service for non-critical messages. The datagram service does not guarantee message integrity but requires less channel overhead than virtual circuits.

#### NETWORK MANAGEMENT SERVICES

The Network Management facility supports the users of the network in planning, operating, and maintaining the network by providing network usage statistics, by allowing the monitoring of network functions and by detecting, isolating, and correcting network faults.

The Network Management facility also supports on-line dumping and down-line loading of data bases or to boot systems without a local mass storage.

#### USER ENVIRONMENT

In the iRMX (Intel's real time, multitasking operating system) environment, both the user programs and iNA 960 run under iRMX 86. The communications software is implemented as an iRMX 86 job requiring the nucleus only for most operations. The only exception is the boot server option, which also needs the Basic I/O Sys-

# LAN COMPONENTS USER'S MANUAL

tem. iNA 960 will run in any iRMX environment including configurations based on the 80130 software on silicon component.

In those systems where iRMX 86 is not the primary operating system, or where offloading the host of the

communications tasks is necessary for performance reasons, the user may wish to dedicate a processor for communication purposes. iNA 960 can be configured to support such implementations by providing network services on an 8086, 8088, or 80186 microprocessor.




Figure 1-8. iNA 960 Software



---

# 82586 LAN Coprocessor

# 2

---





# CHAPTER 2 THE 82586 LAN COPROCESSOR

## 2.0 OVERVIEW

This chapter describes the features and operation of the 82586 LAN Coprocessor. It is assumed that the reader is familiar with the basic concepts of Data Communication, Local Area Networks (LAN), and the IEEE 802.3 Standard.

This Chapter is divided into three parts, each part covers several sections:

- 1) A general description of the 82586.
- 2) A description of the major functions performed by the 82586 for the user:
  - Transmit Functions
  - Receive Functions
  - Network Management and Diagnostic Functions
  - Interaction with the Host CPU
- 3) Detailed instructions on how to use the 82586:
  - Initializing the 82586
  - Controlling the 82586
  - Action Commands
  - Frame Reception
  - Bus Interface Hardware
  - Network Interface Hardware

Pin functions, electrical and timing characteristics are located in the 82586 Data Sheet, included as part of this User's Manual.

## 2.1 OVERVIEW OF THE 82586 LAN COPROCESSOR

The 82586 VLSI chip is an intelligent, high performance, CSMA/CD (Carrier Sense Multiple Access with Collision Detection) communications controller. The 82586 performs all functions associated with data transfer between user memory and the Network: framing, link management, address filtering, error detection, data encoding, network management, Direct Memory Access (DMA), buffer chaining, and interpretation of high level commands from the user. Called the LAN Coprocessor, the 82586 was designed to relieve the host CPU of most tasks associated with controlling access to a LAN.

The 82586 meets the performance requirements of the IEEE 802.3 Standard: 10 megabits per second bit rate and 9.6 microseconds Interframe Spacing. In addition to providing DMA transfers at 4 megabytes per second, it tolerates local bus latency of over 10 microseconds

without losing data, and bus transfer rates as low as 2 megabytes per second. The high performance permits the 82586 to be used in distributed processing applications such as high speed resource sharing and inter-processor communications.

The 82586's programmable network parameters allows it to serve as controller for a wide range of CSMA/CD type LAN's. It is compatible with network specifications such as high service (broadband), high performance (short topologies) and low cost (1 Mbps) networks. Data rates less than 10 megabits per second are supported. Many parameters are configurable including all framing parameters (i.e. address length, End of Carrier or Bitstuffing frame boundary delineation, etc.), Slot Time and Interframe Spacing.

Network and station reliability is enhanced by built-in diagnostic aids, such as Time Domain Reflectometer (TDR), external and internal loopback, Transceiver integrity verification, internal register dump and a self test procedure.

The 82586 is contained in a 48-pin dual in-line package. Figure 2-1 shows the pin layout.

Signals in parentheses are available in Minimum mode.




Figure 2-1. The 82586 Pin Configuration

## LAN COMPONENTS USER'S MANUAL

The major application of the 82586 is to serve as the communication manager in a station connected to a LAN. Such a LAN station typically consists of a host CPU, shared memory, an 82586 Local Communication Controller, Serial Interface Unit, Transceiver, and LAN link. The 82586's task is to perform functions associated with transferring data between shared memory and the LAN link. As an example, Figure 2-2 shows the 82586 in a workstation connected to an IEEE 802.3 network.

The 82586 has two interfaces: Bus Interface to the local bus and the CPU; Network Interface to the Serial Interface Unit.

On the Bus side, the 82586 is a 'master' on the 8 or 16-bit local bus, and communicates directly with the CPU via Channel Attention (CA) and Interrupt (INT) signals. It is optimized for operation with the iAPX 186 bus but can be used with other general purpose processors.




Figure 2-2. An IEEE 802.3 (10BASE5) Compatible Workstation

On the Network side, the 82586 is connected to an Ethernet Serial Interface that provides Transmit and Receive Clock and Data, Collision Detect, Carrier Sense, and Request to Send/Clear to Send signals to the 82586. The Ethernet Serial Interface is connected to the Transceiver, which is connected to the LAN link. In the particular case of the IEEE 802.3 (10BASE5) station, the Ethernet Serial Interface is Intel's 82501 and the Ethernet Transceiver is Intel's 82502.

## 2.2 82586 TRANSMIT FUNCTIONS

The 82586 LAN Coprocessor performs two major tasks: transmitting data from host memory to the Network and receiving data from the Network and placing it in memory. This section describes the transmission process. Reception is described in section 2.3.

The data units handled by the 82586 are frames. A frame is a sequence of bits that travels on the link. A frame is divided into fields: address, data, frame check sequence, etc. The host CPU prepares a sequence of frames in shared memory and instructs the 82586 to start transmission. Frames are transmitted by the 82586 one at a time. The chip resolves access and contention on the link using the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) Link Management mechanism.

This section presents the framing, link management, and priority mechanisms.

### 2.2.1 Framing

Framing has three primary functions: to determine the beginning and end of the frame (frame boundary delineation); to determine the frame's source and destination (addressing); and to perform error detection. Framing can be summarized in terms of the generalized frame format shown in Figure 2-3.

<b>PREAMBLE</b>
<b>START FRAME DELIMITER FIELD</b>
<b>DESTINATION ADDRESS</b>
<b>SOURCE ADDRESS</b>
<b>LENGTH FIELD</b>
<b>DATA FIELD</b>
<b>FRAME CHECK SEQUENCE</b>
<b>END OF FRAME FLAG (OPTIONAL)</b>
<b>PADDING (OPTIONAL)</b>

Figure 2-3. Frame Fields

Figure 2-3 shows the fields in a frame: the Preamble is used as a synchronizing sequence for bit decoding, followed by the Start Frame Delimiter Field, SFD. Next, the Destination Address is the frame target address. This field is followed by the Source Address (sender's address). The Length and Data Fields contain user supplied data. The Frame Check Sequence is a Cyclic Redundancy Check, CRC, used in detecting bit errors. Two optional fields may follow, End of Frame (EOF) flag and Padding. The latter extends the length of the frame to ensure minimum frame length.

The 82586 handles Frame Boundary Delineation completely transparent to the user. The fields involved in the Frame Boundary Delineation are: Preamble, SFD Field, EOF flag and Padding. The 82586 is configurable to one of two Frame delineation methods: End of Carrier or Bitstuffing.

In the End of Carrier method, the 82586 transmits (depending on the configuration) 8, 24, 56, or 120 Preamble bits of alternating ones and zeros followed by a SFD field (10101011). The end of frame is indicated by the carrier going inactive immediately after the Frame Check Sequence field. This frame boundary delineation method is compatible with IEEE 802.3.

The Bitstuffing method implements the HDLC zero bit insertion/deletion mechanism. The 82586 transmits (depending on the configuration) a Preamble of 8, 24, 56 or 120 alternating ones and zeros followed by an HDLC Flag (01111110). End of frame is indicated by an HDLC flag. The 82586 performs HDLC zero bit insertion (insert 0 after five consecutive 1's) on the fields between flags (exclusive). The chip can be configured to pad the frame with additional flags so that frame length becomes longer than Slot Time (see section 2.2.2).

Regardless of the Frame Boundary Delineation method, the two fields following the SFD Field are Destination Address and Source Address. The former is fetched from memory and the latter is usually inserted from the internal Individual Address register (unless configured not to). The address length can be configured to a value from 0 to 6 bytes. Addresses are sent with the least significant byte first. The Destination Address can be one of three types: Individual Address (least significant bit is zero), Multicast Address (least significant bit is one), or Broadcast (all ones). See section 2.3.2 for more details on addressing.

The Length Field and Data Field are fetched by the 82586 from memory and transmitted after the Source Address. The Length Field is 2 bytes long. The 82586 itself places no limit on the Data Field length.

The Frame Check Sequence field protects against bit errors in the frame. It is the result of a Cyclic Redundancy Check computed from the Destination Address, Source Address, Length Field, and Data Field. The chip can be configured to one of two CRC algorithms: the CCITT V.41 16-bit polynomial or the Autodin II (IEEE 802.3) 32-bit polynomial.

## 2.2.2 Link Management

The 82586 handles CSMA/CD link management algorithms according to the IEEE 802.3 standard. 82586 Link management algorithms are adaptable to a variety of network topologies via programmable configuration parameters. Station priorities are also programmable.

The 82586 constantly monitors link activity. Whenever it senses the carrier (data transitions) on the link, the 82586 defers to the passing frame by delaying any pending transmission. After carrier goes inactive, the 82586 continues to defer for Interframe Spacing time. Interframe Spacing is configurable from 32 to 255 TCLK (Transmit Clock) units. If, at the end of that time, it has a frame waiting to be transmitted, transmission is initiated independent of the sensed carrier.

After transmission has started, the 82586 attempts to transmit the entire frame. In the normal case, frame transmission is completed, and the host notified. Otherwise, one or more of the following events causes transmission to terminate prematurely: Clear-to-Send signal goes inactive during transmission, data transfer rate from memory to the chip did not keep up with transmission (DMA underrun), Carrier Sense goes inactive (in case the chip is configured to expect the return of Carrier Sense signal), a collision is detected via Collision Detect, or the collision retry counter exceeded the maximum specified value.

When the 82586 has finished deferring and has started transmission, it is still possible to experience link contention. This situation is called a collision and it is generally detected by the Transceiver. The 82586 enforces a collision by transmitting a Jam pattern of 32 ones. If a collision is detected during the Preamble, transmission of the Preamble is completed before jamming starts.

The dynamics of collision handling are largely determined by the Slot Time. Slot Time is the maximum end to end round trip delay time of the network plus jam time. Slot time is important because it is the worst case time to detect a collision. Long networks have longer slot times than short networks. Thus, the 82586 provides for slot time to be configurable from 1 to 2048 TCLK units.

After waiting the Backoff time, the 82586 attempts to retransmit the frame, unless the number of retransmissions has exceeded the maximum allowed. The 82586 calculates the Backoff algorithm according to the IEEE 802.3 standard: Backoff is an integral number of Slot Times. It is a random number, from 0 to maximum. The maximum number is  $(2^{**}R)-1$ , where R is the minimum between 10 and the number of retransmission attempts. This range can be extended using Accelerated Contention Resolution mechanism, see section 2.2.3 and 2.2.4. The beginning of Backoff time is configurable to one of two methods: if configured to the IEEE 802.3 compatible method, it starts immediately after the end of jamming; if configured to the alternate Backoff method (designed for lower bit rates and/or shorter topologies), Backoff starts after the deferring period following collision.

The 82586 maintains a retry counter that is incremented after each retransmission attempt. If retransmission is successful, the user is notified. If the number of retries exceeds the maximum, an error is reported. The number of allowed retries is configurable from 0 to 15 attempts. The only difference between transmission and retransmission is that transmission clears the retry counter and retransmission increments it.

On completion of transmission or retransmission, the 82586 reports the number of collisions that occurred and whether it exceeded the maximum. It also indicates if the chip had to defer to passing traffic on its first transmission attempt.

The user may attempt to abort transmission. Upon receipt of the Abort command, the 82586 transmits a Jam pattern to cause a CRC mismatch. The chip reports to the host either that the abort succeeded or that the frame transmission completed before the abort was accepted.

## 2.2.3 Priority Mechanism

One of the goals for the IEEE 802.3 standard is to ensure fairness among stations trying to access the link. However, there are applications (e.g. transmitting voice) where station priority improves the performance. The 82586 implements two priority mechanisms: linear and accelerated contention resolution.

Linear priority determines the number of Slot Times the 82586 waits after deferring or the end of Backoff (whichever comes last) before transmitting. If the link becomes busy during the wait period, the process of deferring and waiting starts again. Linear priority is programmable from 0 to 7. Zero provides the highest priority and is IEEE 802.3 compatible.

Accelerated contention resolution extends the range from which the random number for Backoff is drawn. It is configurable from 0 to 7. Zero provides the highest priority and is IEEE 802.3 compatible.

## 2.2.4 Details of the Link Management Algorithms

The 82586 supports the IEEE 802.3 link management algorithms. In addition, the 82586 provides alternative station priority and backoff mechanisms.

The transmit link management includes two cooperating sequences: Frame Transmitter and Deference. The following variables provide the communication between these sequences: DEFERRING and WAITING from the Deference sequence and BACKOFF from the Frame Transmitter sequences.

Deference is an ever running sequence and performs the following algorithm compatible with IEEE 802.3:

- 1) Waits for Carrier Sense to become active.
- 2) Sets the DEFERRING variable.
- 3) Waits for Carrier Sense to become inactive.
- 4) Waits for a period of Interframe Spacing.
- 5) Clears the DEFERRING variable, waits for pending frame and returns to step 1.

The Frame Transmitter sequence is initiated when the 82586 is instructed to transmit a frame. It runs in parallel with Deferring and performs the following:

- 1) Assembles the frame and clears RETRIES.
- 2) Waits for DEFERRING and WAITING to clear.
- 3) Starts frame transmission.
- 4) If transmission is completed without detecting a collision, the sequence is completed with a successful transmission.
- 5) If a collision is detected, the 82586 does the following:
  - a. Completes transmission of the Preamble (if applicable).
  - b. Transmits Jam pattern.

- c. If RETRIES is equal to the maximum number of retries, the Transmit command is completed and status posted in the Transmit command status field.
- d. RETRIES is incremented if it was less than the maximum number of retries.
- e. The Backoff time is computed based on the following algorithm:  
Backoff time = (slot time)  $\times$  (random number)  
Where:  
Random Number R is given by  
 $0 \leq R < 2 \exp [\min (10, \text{retries})]$
- f. The 82586 waits for the period of Backoff time. If the Backoff time is zero ( $R = 0$ ), then the Backoff period is equal to Interframe Spacing. For a random number greater than zero, Backoff is computed as shown in 'e' above.
- g. If Backoff time was equal to Interframe Spacing ( $R = 0$ ), then the 82586 transmits after the Backoff time has expired.
- h. If random number is greater than 0, the 82586 waits for the Backoff time and returns to step 2.
- i. Clears the BACKOFF variable and returns to step 2.

## LINEAR PRIORITY

In the case where the 82586's linear priority option has been selected, the link management algorithm differs in the deferring sequence:

- 1) Waits for Carrier Sense to become active.
- 2) Sets deferring variable.
- 3) Waits for Carrier Sense to become inactive.
- 4) Waits for a period of Interframe Spacing.
- 5) Calculates Wait Time as follows:  
Wait Time =  $P \times$  Slot Time  
Where P is the programmed linear priority number
- 6) Sets the waiting variable.
- 7) Waits according to Wait Time calculating in step 5. If during the Wait Time, Carrier Sense goes active, the 82586 sets the deferring variable, clears the WAITING variable and returns to step 3.

## ALTERNATE BACKOFF ALGORITHM

In the case of IEEE 802.3, the Backoff time after a collision is as discussed above. The random number R determines the Backoff time. The range of random number in turn depends on the number of retries. For example, on first transmission attempt, retry variable is zero, hence R could be either 0 or 1, resulting in a Backoff time of Interframe Spacing or one slot time. On the first retry, retry variable is equal to 1, and the range for R is 0, 1, 2, 3, resulting in Backoff times of Interframe Spacing, or one, two or three times the slot time. In the first case, the probability of two stations backing off for the same period of time is 50% (IFS or 1 slot time). In the second case, this probability will reduce to 25% and so on.

In some applications it may be desirable to resolve the contention for the channel faster. If the colliding stations were to pick the backoff random number from a larger range of numbers, the probability of the stations picking the same random number (and hence colliding again) will be reduced. The 82586 offers this capability by programming the alternate backoff method. If this method is selected, the backoff period is computed as follows:

Backoff Time =  $R \times \text{Slot Time}$  where

$$0 \leq R < 2 \exp [\min (10, \text{Retry} + K)]$$

Where K is the alternate backoff number, programmable between 0 and 7.

Note that for IEEE 802.3,  $K = 0$ .

## 2.3 82586 RECEIVE FUNCTIONS

This section describes how the 82586 processes received frames. The 82586 checks all frames that appear on the link, decides which frames should be passed to host memory, and checks them for errors.

### 2.3.1 Frame Reception

The 82586 recognizes the boundary of an incoming frame by monitoring the link. When the 82586 detects a carrier (data transitions) on the link and it is not transmitting or executing Action Commands (see section 2.8), it starts accepting the incoming bits. The frame Preamble provides bit synchronization and the frame SFD Field is used to locate the first bit of the Destination Address field, see Figure 2-3. The Preamble and SFD Field are discarded. The 82586 compares the incoming frame's Destination Address to the receiving station's Individual Address or Multicast Address; the Broadcast Address is also checked.

If there is an address match (and the frame satisfies the minimum frame size), the 82586 passes the Destination Address, Source Address, Length Field, and Information Field to system memory, calculates the CRC and verifies its correctness during reception of the FCS field. If there is not an address match, the 82586 never requests the system bus, and the 82586 becomes ready to receive the next frame.

If a frame is received in error (CRC violation, alignment, No Resources, DMA overrun), the 82586 automatically reclaims the memory used to store that frame. The next received frame is stored in the reclaimed memory.

When configured to End of Carrier delineation (IEEE 802.3), end of frame is indicated by the carrier going inactive. The number of bits after the SFD Field must be a multiple of eight, residual ('dribble') bits are discarded, and not included in the Frame Check Sequence. When there are residual bits the frame is 'misaligned.'

When configured to Bitstuffing delineation, the 82586 performs zero bit deletion, discards the EOF flag, and all following bits until end of carrier. Residual bits are discarded in a manner similar to the End of Carrier method. An error is reported if the carrier goes inactive prior to recognition of an EOF flag.

The minimum frame length is configurable in the range of 0 to 255 bytes. Any frame containing less than the minimum (configured) number of bytes is presumed to be a fragment resulting from a collision. A collision fragment, longer than 6 bytes, is either stored in memory and marked as a short frame, or its area is reclaimed (depending on the Save Bad Frame configuration).

### 2.3.2 Addressing

Addressing allows frames to be directed to one or more specific hosts. The 82586 provides flexible addressing techniques allowing a frame to be received by a single host, a group of hosts (multicast), or all hosts (broadcast). The chip checks the incoming Destination Address according to the three methods simultaneously, the frame is accepted if there is a match. A frame whose address does not match has no effect on the 82586 nor on any other component of the station.

The 82586 is normally configured with a specific Individual Address using the IA-SETUP command (see section 2.8.3). The default configuration is an all ones address 6 bytes long. An Individual Address is indicated by a zero in the least significant bit, and its length is determined by the configured Address Length parameter. During reception, the 82586 compares the incoming Destination Address with its Individual Address. All bits must be equal for an Individual Address match to be determined.

A frame may be targeted to all hosts (Broadcast) by using the Broadcast Address, an all ones address. During reception, the 82586 checks if the Destination Address is a Broadcast Address. If it is, an address match is confirmed. The 82586 can be configured to disable reception of frames with Broadcast Destination Addresses (for stations with limited storage resources).

The user can target a frame to a group of hosts. Using a method not involving the 82586, hosts are placed into groups, each group is assigned a Multicast Address. A host may belong to a number of groups and a group may contain a number of hosts. A host may address a frame to all hosts that belong to a particular group by specifying that group's Multicast-Address in the Destination Address field. A one in the least significant bit of the Destination Address distinguishes Multicast-Addresses from Individual Addresses.

The 82586 maintains a 64-bit Hash table. The 82586 maps every Multicast-Address into a single bit in the table. Using the MC-SETUP command (see section 2.8.5), the user provides a set of Multicast-Addresses, and the 82586 maps and stores them in the Hash table. During reception of a frame whose Destination Address is a Multicast-Address, the 82586 maps the Address, and checks if it appears in the Hash table. If it does, an address match is determined and the frame is passed to the host.

It is possible for more than one Multicast Address to be mapped into a given Hash bit. Thus, the host may have to perform additional checking. If 64 or fewer Multicast-Addresses are used in a system, it is possible to select address values that map into unique bits in the Hash table. See section 5.5 for a perfect filtering program. The Hashing function is the CRC polynomial used for bit error detection. The 6 most significant bits (2-7), are selected from the first byte of the CRC shift register to index the 64-bit Hash table.

## 2.4 82586 NETWORK MANAGEMENT AND DIAGNOSTIC FUNCTIONS

The behavior of data communication networks is typically very complex due to their distributed and asynchronous nature. Thus, it is particularly difficult to pinpoint a failure when it occurs. The 82586 was designed in anticipation of these problems and includes a set of features for improving reliability and testability.

The 82586 offers the four diagnostic services. First, monitoring the transmission and reception of frames. Second, statistics gathering and diagnostics of the Network as a whole. Third, diagnostic support for a particular station on the Network. Fourth, a means to test the proper operation of the chip itself.

### 2.4.1 Transmission/Reception Error Reporting

The 82586 stores, in system memory, status information after completing transmission or reception of every frame. If transmission or reception is successful, the OK status bit is set. If transmission is unsuccessful, the cause is given in the status. In case of unsuccessful reception, the cause is provided only if the 82586 is configured to Save Bad Frame, otherwise, only the statistics counters are updated.

The 82586 reports on the following events after each transmitted frame:

- Transmission unsuccessful; lost Carrier Sense.
- Transmission unsuccessful; lost Clear-to-Send.
- Transmission unsuccessful; DMA underrun occurred because the system bus did not keep up with the transmission.
- Transmission unsuccessful; the number of collisions exceeded the maximum allowed.

The 82586 checks each incoming frame and reports on the following errors, (if configured to 'Save Bad Frame'):

- CRC error: incorrect CRC in a well aligned frame. (CRC continues to be checked if the 82586 enters the NO RESOURCES state.)
- Alignment error: incorrect CRC in a misaligned frame. A misaligned frame with a correct CRC is not reported by the 82586.
- Frame too short: the frame is shorter than the configured value for minimum frame length.
- No EOF flag: valid only in Bitstuffing mode, carrier went inactive before EOF flag detection.
- Overrun: the frame was not completely placed in memory because the system bus did not keep up with incoming data.
- Out of buffers: no memory resources to store the frame, so part of the frame was discarded.

### 2.4.2 Network Planning and Maintenance

To perform proper planning, operation, and maintenance of a communication network, the network management entity must accumulate information on network behavior. The 82586 provides a rich set of network-wide diagnostics that can serve as the basis for a

network management entity. The features include: gathering network activity information, updating error counters, saving all frames that appear on the link, and locating opens or shorts on the link.

Network Activity information is provided in the status returned to the host after each frame transmitted. The activity indicators are:

- 1) Number of collisions: the number of collisions the 82586 experienced in attempting to transmit this frame.
- 2) Deferred transmission: indicates if the 82586 had to defer to traffic on the link during the first transmission attempt.

Statistics registers are updated after each received frame that passes address filtering, and is longer than the Minimum Frame Length configuration parameter. They reside in shared memory and are incremented by the 82586. The statistics registers provide the following information:

- 1) CRC errors: the number of frames that experienced a CRC error and were properly aligned.
- 2) Alignment errors: the number of frames that experienced a CRC error and were misaligned.
- 3) No-resources: the number of correct frames lost due to lack of memory resources.
- 4) Overrun errors: the number of frame sequences lost due to DMA overruns.

The 82586 can be configured to Promiscuous Mode. In this mode the 82586 captures all frames transmitted on the Network without checking the Destination Address. This mode is useful in implementing a monitoring station to capture all frames for network analysis.

Each 82586 is capable of determining if there is a short or open circuit anywhere in the network using the built in Time Domain Reflectometer (TDR) mechanism. When a TDR command (see section 2.8.7) is issued, the chip transmits a TDR frame and measures the reflection return time. If the network is properly terminated, there are no reflections so the timer runs out and the user is notified that there are no link problems. If a problem is detected, the distance to the reflection source and reason (short or open) are recorded.

### 2.4.3 Station Diagnostics

To support the testing of station hardware, the 82586 provides external loopback and Signal Quality Error test.

The 82586 can be configured to External Loopback. In this mode the 82586 operates full duplex at full speed. The maximum number of bytes in a frame to be looped back is 18 in the case of IEEE 802.3 (10 Mb/s) and 8 MHz system bus, but the actual maximum depends on bit rate and system bus speed. The transmitter to receiver interconnection can be placed anywhere between the 82586 and the link to locate faults, for example: the 82586 output pins, the Ethernet Serial Interface, the Transceiver cable, or in the Transceiver.

The IEEE 802.3 specification requires that the transceiver should verify the operation of the collision detect circuitry and pass the result to the controller. If the transceiver operates correctly, it sends a short 10 MHz pulse train to the controller on the Collision Detect pair. This mechanism is called the 'heart beat,' or Signal Quality Error Test, SQE TEST, signal. The SQE TEST signal is sent during the Interframe Spacing Time, just after completing transmission of a frame. The 82586 returns detection of the SQE TEST in status returned to the host at completion of transmission.

### 2.4.4 82586 Self Testing

The 82586 provides several features to check the chip operation.

The 82586 can be configured to Internal Loopback (section 2.11.5). In this mode, the 82586 disconnects itself from the Serial Interface Unit, and any frame transmitted is received immediately. The 82586 connects the Transmit Data to the Receive Data signal and the Transmit Clock to the Receive Clock. Internally, the Transmit Clock is divided by 4 to allow internal full duplex operation. Internal Loopback overrides External Loopback. Equality between the transmitted and received frames implies that a large portion of the chip operates correctly. In addition, internal loopback can be used in conjunction with inhibiting the source address insertion and/or CRC insertion by the chip. For example: in internal loopback, if a frame is transmitted with an erroneous CRC (using CRC inhibition), the CRC checking mechanism must detect a CRC error.

The Dump Command (see section 2.8.8) causes the 82586 to write over 100 bytes of its internal registers to memory. This is a very powerful capability that can serve as the basis for comprehensive diagnostics.

There are parts of the chip, in particular the logic that uses the exponential Backoff random number generator that cannot be checked from the outside. The Diagnose Command (see section 2.8.9) initiates a self test procedure that exercises the otherwise unaccessible registers and counters, and reports the result.



## 2.5 82586/HOST CPU INTERACTION

Communication between the 82586 and the host is carried out via shared memory. The 82586's direct access to memory capability allows autonomous transfer of data blocks (buffers, frames) and relieves the CPU of byte transfer overhead. The 82586 operates easily with general purpose processors, however, a minimum hardware configuration is realizable with the 80186/80188 processors. In discussing 82586/Host interaction, the logical interface and the hardware bus interface are referred to separately.

### 2.5.1 Logical Interface

The 82586 consists of two independent units: the Command Unit (CU) and the Receive Unit (RU). The CU executes commands from shared memory. The RU handles all activities related to frame reception. The CU and RU enable the 82586 to engage in the two activities simultaneously: the CU may be fetching and

executing commands out of memory, and the RU may be storing received frames in memory. CPU intervention is only required after the CU executes a sequence of commands or the RU stores a sequence of frames.

The Shared Memory structure is composed of four parts: Initialization Root, System Control Block (SCB), Command List, and Receive Frame Area (RFA), see Figure 2-4.

The Initialization Root is at a predetermined location in the memory space, (0FFFFFF6H), known to both the host CPU and the 82586. The root is accessed at initialization and points to the System Control Block. Section 2.6 provides details on the initialization root and the algorithms performed by the 82586 during initialization.

The System Control Block (SCB) serves as a bidirectional mailbox between the host CPU, CU and RU. It is the central element through which the CPU and the




Figure 2-4. 82586/Host CPU Interaction




Figure 2-5. 82586 Shared Memory Structure

82586 exchange control and status information. The SCB is composed of two parts. First, instructions from the CPU to the 82586. These include: control of the CU and RU (START, ABORT, SUSPEND, RESUME), a pointer to the list of commands to execute a pointer to the Receive Frame Area, and a set of interrupt acknowledge bits. Second, information from the 82586 to the CPU that includes: state of the CU and RU (e.g. IDLE, ACTIVE/READY, SUSPENDED, NO RECEIVE RESOURCES), interrupt bits (command completed, frame received, CU gone not ready, RU gone not ready), and statistics. See Figure 2-5. Section 2.7 provides a detailed description of the SCB.

The only hardware signals that connect the CPU and the 82586, are the INTERRUPT and CHANNEL ATTENTION, see Figure 2-4. The Interrupt line is used by the 82586 to draw the CPU's attention to a change in the SCB. The Channel Attention line is used by the CPU to draw the 82586's attention.

The Command List serves as a program for the CU. Individual commands are placed in memory units called a Command Block, or CB. CBs contain command specific parameters and command specific statuses. Specifically, these commands are called Action Commands (e.g. Transmit, Configure) and are discussed in detail in section 2.8.

A specific command, Transmit, causes transmission of a frame by the 82586. The Command Block includes Destination Address, Length Field, and a pointer to a list of linked buffers that hold the frame to be constructed from several buffers scattered in memory. The Command Unit performs in parallel, without the CPU intervention, the DMA of each buffer and the prefetching of references to new buffers. The CPU is notified only after successful transmission or retransmission.

The Receive Frame Area is a list of Free Frame Descriptors (Descriptors not yet used) and list of buffers prepared by the user. It is conceptually distinct from the Command List. Because frames arrive without being solicited by the 82586, the 82586 must be prepared to receive them even if it is engaged in other activities and to store them in the Free Frame Area. The Receive Unit fills the buffers upon frame reception and reformats the Free Buffer List into received frame structures. The frame structure is virtually identical to the format of the frame to be transmitted. The first frame descriptor is referenced by SCB.

Receive buffer chaining (i.e. storing incoming frames in a linked list of buffers) improves memory utilization significantly. Without buffer chaining, the user must allocate consecutive blocks of the maximum frame size (1518 bytes in IEEE 802.3) for each frame. Maximum frame length buffers are inefficient because 75 percent of the frames on a network are control (request for status, message acknowledgement, etc.) frames, which are typically less than 100 bytes. With buffer chaining, the user can allocate small buffers and the 82586 uses only as many as needed. See section 1.3.1.

In the past, the drawback of buffer chaining was CPU processing overhead and the time involved in buffer switching (especially at 10 Mbps). The 82586 overcomes this drawback by performing buffer management in hardware, completely transparent to the user.

Section 2.9 provides details on the format of the Received Frame Area and the algorithms associated with frame reception.

### 2.5.2 Hardware Bus Interface

The local bus interface has 24 address lines. The low order 16 lines are multiplexed with data, and address line number 19 is multiplexed with status. Like other Master peripherals, the 82586 provides all control signals required to handle Direct Memory Access. The bus interface operates at up to 8 MHz.

Similar to the 8086, the 82586 can be pin strapped into either Minimum mode or Maximum mode. Minimum mode is used in small systems that do not require external bus controller circuitry. The 82586 provides the minimum bus control information. Maximum mode is used in systems that use large memory, and have system peripherals.

The maximum Data Transfer Rate on the bus interface is 4 megabytes per second. Note that this is significantly higher than required by the IEEE 802.3 (which is 1.25 megabytes per second). This leaves much bus bandwidth for 82586 buffer, status and control overhead and general application processing. Although the 82586 performs command chaining, frame chaining, and buffer chaining on the fly, it can operate with buses that transfer data as slow as 2 megabytes per second without DMA overruns or underruns.

The 82586 shares the system bus with the host CPU, and possibly other peripherals. Therefore, there is a delay between the time the 82586 requests the bus and receives it. This delay is referred to as bus latency. Latency time is typically 1 to 2 microseconds but may reach about ten microseconds in worst case situations. Note that 10 microseconds is equivalent to 100 data bits, or 12.5 bytes. DMA overruns or underruns due to bus latency is significantly reduced by the 82586's individual on-chip transmit and receive FIFOs. Associated with the FIFOs is a user programmable threshold mechanism that improves the bus access efficiency by making the traffic bursty.

Section 2.10 provides details on all aspects of the Bus Interface.

### 2.5.3 Memory Addressing

The 82586 accesses memory with 24-bit addresses (in Minimum mode the two most significant bits are used as RD and WR lines). The memory structure uses two types of address representation: Physical (Real) and Segmented.

A Physical Address is a single 24-bit entity that specifies the physical byte address in memory. The representation of this type of address is in three consecutive bytes in memory, starting at an even location (see Figure 2-6). It is used for referring to all the buffers as well as to elements of the Initialization Root. When the chip is configured to operate with a 16-bit bus, the Physical Address must be even (least significant bit = 0).

A Segmented Address consists of a base and offset. The base is a 24 bits long real address and the offset is




Figure 2-6. Memory Addressing




Figure 2-7. Initialization Root

16 bits long. The base is setup during the initialization process and remains the same until the chip is reset. The base must be even in all cases. The 82586 calculates the physical address by adding the base to the offset. The representation of the offset is a word starting on an even byte boundary in memory, (see Figure 2-6). Segmented Addresses are used for referring to most parts of the memory structure. It must be even in all cases.

## 2.6 INITIALIZING THE 82586

After the clocks (System, Transmit and Receive) applied to the 82586 have stabilized and a RESET is issued, the 82586 performs an initialization procedure that prepares it for normal operation. This section specifies the memory structure involved in the initialization, how the user must prepare it, and how the chip behaves during initialization.

### 2.6.1 Initialization Root Format

Initialization involves the System Configuration Pointer (SCP) and the Intermediate System Configuration Pointer (ISCP). Their formats are described in detail below, and they are shown in Figure 2-7.

#### SYSTEM CONFIGURATION POINTER (SCP)

The SCP is located in the ten bytes from 0FFFFFF6H to 0FFFFFFFH, the highest bytes in the address space. Note that this is a fixed address, the only one in the system.

Only two items of information are present in the SCP, the system bus width and a pointer to ISCP, the next structure. ISCP is an arbitrary location in the address space. The SCP includes the following fields:

0FFFFFF6H:

BUS (Bit 0) - This bit specifies the width of the system bus. It takes the following values:

0 16-bit bus

1 8-bit bus

ISCP ADDRESS: This 24-bit value is the ISCP physical address.

The 82586 is indifferent to the remaining SCP contents. This does not mean that these areas have no function, they may be meaningful with respect to other peripherals which refer to SCP. Because the SCP and ISCP are sampled by the 82586 only during initialization, they may be used at any other time by other peripherals.

#### INTERMEDIATE SYSTEM CONFIGURATION POINTER (ISCP)

The ISCP is common to the 82586 and all other master peripherals referring to the same SCP. At the same time however, information contained in ISCP is specific to each master peripheral, and the structure contains a status element. Consequently, ISCP must be located in RAM, and not in ROM with SCP. This distinction is the reason for separating SCP and ISCP. The ISCP includes the following fields:

BUSY (8 bits): when set to 01H, indicates that the 82586 is in the initialization process. The 82586 clears this byte immediately after reading the information contained in ISCP.

SCB-OFFSET: the address offset of the SCB (within the segment defined by the SCB-BASE).

SCB-BASE: a 24-bit value giving the starting address of the 64-kilobyte segment containing SCB and all other control structures dealing with the 82586.

### 2.6.2 Initialization Process

The initialization process establishes communication between the CPU and the 82586. Without it, no interaction takes place.

Prior to starting the initialization process, the CPU must setup the following fields in SCP and ISCP:

- BUS - memory bus width specification.
- ISCP ADDRESS - physical address of ISCP.
- BUSY - this field in ISCP must be 01H to indicate that the CPU is ready for initialization. Subsequent clearing of the field by the 82586, indicates initialization completion.
- SCB BASE - base address of the entire memory structure.
- SCB OFFSET - offset (from SCB BASE) of SCB. After completing initialization, all 82586 control is via SCB.

The CPU must reset the 82586. After power-up, this must be done with a hardware RESET. Subsequently, a software RESET (specific to the 82586) may be used. RESET causes all major internal flags to be set to their inactive states. In particular, CU and RU are set to IDLE state and configuration parameters are set to their default values (see section 2.7.5).

Initialization is triggered by the Channel Attention (CA) signal from the CPU. Note that initialization can only occur by issuing the sequence: RESET-CA. After CA, the 82586 performs the following sequence:

- 1) Reads the first word from location OFFFFF6H. The least significant bit determines bus width of all subsequent memory accesses. Before reading this word, the system bus width is assumed to be 8 bits.
- 2) Reads the ISCP ADDRESS from location OFFFFFCH and the following word.
- 3) Reads SCB OFFSET from the word following the one determined by ISCP ADDRESS. SCB OFFSET is saved for subsequent references to SCB.
- 4) Reads SCB BASE field from the next two words.
- 5) Clears the BUSY byte. This is done by reading the word in location ISCP, clearing the least significant byte, and writing back to the word (with the cleared byte).
- 6) The SCB BASE (read in Step 4) is saved internally to serve as a base for all subsequent references to the memory structure (excluding data buffers).
- 7) Writes the STATUS word of SCB with CX and CNA bits set, all remaining fields are cleared (see section 2.7.1).

- 8) Raises the INTERRUPT Hardware Signal.

The chip is now ready to be controlled by the host CPU via SCB, as described in the next section.

## 2.7 CONTROLLING THE 82586

This section discusses how the CPU controls operation of the 82586's Command Unit (CU) and Receive Unit (RU). Operation of the CU and RU themselves, namely how the 82586 executes Action Commands and receives frames, is discussed in subsequent sections. This section provides complete explanations of the following functions:

- Starting and Completing Control Commands
- CU Control
- RU Control
- RESET
- Statistics Registers

### 2.7.1 System Control Block (SCB) Format

The System Control Block is the communication mailbox between the 82586 and the host CPU. The SCB format is shown in Figure 2-8.




Figure 2-8. System Control Block (SCB) Format

## LAN COMPONENTS USER'S MANUAL

The host CPU issues Control Commands to the 82586 via the SCB. These commands may appear at any time during routine operation, as determined by the host CPU. The CPU informs the 82586 that a control command is ready by issuing a CA signal.

The SCB is also used by the 82586 to return status information to the host CPU. After inserting the required status bits into SCB, the 82586 issues an Interrupt to the CPU.

The format is as follows:

### STATUS WORD:

Indicates status of the 82586 to the CPU. This word is modified only by the 82586. Defined bits are:

- |   |   |
|---|---|
| <p><b>CX</b> (Bit 15) - The CU finished executing an Action Command with its 'I' (Interrupt) bit set.</p> <p><b>FR</b> (Bit 14) - The RU finished receiving a frame.</p> <p><b>CNA</b> (Bit 13) - The CU left the ACTIVE state.</p> <p><b>RNR</b> (Bit 12) - The RU left the READY state.</p> <p><b>CUS</b> (Bits 8-10) - (3 bits) this field contains the status of the Command Unit.<br/>Valid values are:<br/>0 - IDLE<br/>1 - SUSPENDED<br/>2 - ACTIVE<br/>3-7 - Not used</p> <p><b>RUS</b> (Bits 4-6) - (3 bits) this field contains the status of the Receive Unit.<br/>Valid values are:<br/>0 - IDLE<br/>1 - SUSPENDED<br/>2 - NO RESOURCES<br/>3 - Not used<br/>4 - READY<br/>5-7 - Not used</p> | <p><b>ACK-FR</b> (Bit 14) - Acknowledges that the RU received a frame.</p> <p><b>ACK-CNA</b> (Bit 13) - Acknowledges that the Command Unit left the ACTIVE state.</p> <p><b>ACK-RNR</b> (Bit 12) - Acknowledges that the Receive Unit left the READY state.</p> <p><b>CUC</b> (Bits 8-10) - (3 bits) this field contains the command to the Command Unit. Valid values are:<br/>0 - NOP (doesn't affect current state of the unit).<br/>1 - Start execution of the first command on the Command List (CBL). If a command is in execution, then complete it before starting the new CBL. The beginning of the CBL is in CBL OFFSET.<br/>2 - Resume the operation of the Command Unit by executing the next command. This operation assumes that the Command Unit has been previously suspended.<br/>3 - Suspend execution of commands on the CBL after current command is complete.<br/>4 - Abort current command immediately.<br/>5-7 - Reserved, illegal for use.</p> <p><b>RUC</b> (Bits 4-6) - (3 bits) This field contains the command to the receive unit. Valid values are:<br/>0 - NOP (does not alter current state of unit).<br/>1 - Start reception of frames. If a frame is being received, then complete reception before starting. The beginning of the RFA is contained in the RFA OFFSET.<br/>2 - Resume frame receiving (only when in the SUSPEND state.)<br/>3 - Suspend frame receiving. If a frame is being received, then complete its reception before suspending.<br/>4 - Abort receiver operation immediately.<br/>5-7 - Reserved, illegal for use.</p> <p><b>RESET</b> (Bit 7) - Reset chip (logically the same as hardware RESET).</p> |
|---|---|

The remaining bits of the status word are always set to zero by the 82586.

### COMMAND WORD:

Provides the communication mechanism from the CPU to the 82586. This word is set by the CPU and cleared by the 82586. Defined bits are:

- ACK-CX** (Bit 15) - Acknowledges that the CU completed an Action Command.

**CBL-OFFSET:** Gives the 16-bit offset address of the first command (Action Command) in the Command List to be executed following CU-START. Thus, the 82586 will read this word only if the CUC field contains a CU-START Control Command.

**RFA-OFFSET:** Gives the 16-bit offset address of the first Receive Frame Descriptor in the Receive Frame Area, to be accessed following a RU-START Control command. Thus, the 82586 will read this word only if the RUC field contains a RU-START Control Command.

**CRCERRS:** CRC Errors - contains the number of properly aligned frames received with a CRC error.

**ALNERRS:** Alignment Errors - contains the number of misaligned frames received with a CRC error.

**RSCERRS:** Resource Errors - records the number of correct incoming frames discarded due to lack of memory resources (buffer space or Receive Frame Descriptors).

**OVRRERRS:** Overrun Errors - counts the number of received frame sequences lost because the memory bus was not available to the 82586 in time to transfer them.

### 2.7.2 Starting and Completing Control Commands

The CPU issues Control Commands by writing in the SCB COMMAND field and issuing Channel Attention (CA). Acceptance of a Control Command is indicated by the 82586 clearing the SCB COMMAND field. Therefore, the CPU must wait for this word to be cleared before the next Control Command can be issued.

The 82586 does not necessarily accept the Control Command immediately after CA is issued; it may be engaged in higher priority tasks. For example, prefetching new buffers, handling buffer switches, or finishing frame reception. When the 82586 becomes available it performs the Starting of Control Command sequence:

- 1) Clears hardware Interrupt signal.
- 2) Reads the SCB COMMAND word, and analyzes its fields.

- 3) If the RESET bit is set, it performs the RESET sequence, as described in section 2.7.5.

- 4) Clears the internal INTERRUPT-IS ('In-Service') flag for each acknowledged interrupt bit.

- 5) If the RUC field is different from zero, an internal request to the RU to perform a RU command acceptance sequence is issued (see section 2.7.4).

- 6) If the CUC field is different from zero, the acceptance sequence for a CU command is performed immediately (see section 2.7.3).

After both CU and RU complete the acceptance sequence, the 82586 performs the Completion of Control Command sequence:

- 1) If there is any internal interrupt request then it sets the respective INTERRUPT-IS flag.

- 2) Update SCB STATUS word, according to internal CU status, RU status and Interrupt requests.

- 3) If any INTERRUPT-IS is set then the 82586 sets the hardware Interrupt signal.

- 4) Clears SCB COMMAND word.

### 2.7.3 Command Unit (CU) Control

The Command Unit is the logical unit that executes Action Commands from a list of commands very similar to a CPU program. A Command Block (CB) is associated with each Action Command.

This section describes how the CPU controls Action Command execution, namely, how it starts, stops, suspends or resumes the CU. Execution of the Action Commands themselves, is the subject of the next section.

The CU can be modeled as a logical machine that takes, at any given time, one of the following states:

- **IDLE** - the CU is not executing a command and is not associated with a CB on the list. This is the initial state.
- **SUSPENDED** - the CU is not executing a command but (different from IDLE) is associated with a CB on the list.
- **ACTIVE** - the CU is currently executing an Action Command, and points to its CB.



The CPU may affect the CU operation in two ways: issuing a CU control Command or setting bits in the COMMAND word of the Action Command. In general, the CPU can cause the CU to do the following:

- Start executing a list of Action Commands.
- Suspend execution after completing the current Action Command.
- Resume execution if the CU is in the SUSPENDED state,
- Abort execution and return to the IDLE state.
- Stop execution after completing a particular Action Command. This will be the last CB in the list.
- Suspend execution after completing a particular Action Command.
- Have the 82586 issue Interrupts after completing particular Action Commands.

There are three points in time relevant to the execution of Action Commands:

- Acceptance time (of a control command)—the time following a Channel Attention issued by the CPU, the CU reads the Control Command and takes initial action.
- Beginning of Execution—the time the CU starts executing an Action Command. This may be following a Control Command or in continuing the list of Action Commands. The details are presented in section 2.8.1.
- Completion of Execution—the time the CU completes executing an Action Command. This is the decision time for the CU on how to proceed. The details are presented in section 2.8.1.

The CU uses 3 internal flags to remember requests from acceptance time to be acted upon at completion of execution: CU-START-REQUEST, CU-SUSPEND-REQUEST and CU-ABORT-REQUEST.

At acceptance Time, after the 82586 has finished higher priority tasks and a CA is detected, it reads the SCB command word and analyzes its fields. The higher priority tasks are: receive end of frame processing, receive or transmit buffer prefetching, retransmission due to collisions, completion of Action Commands. The CUC field is one of the following: CU-START, CU-SUSPEND, CU-RESUME or CU-ABORT.

### CU-START

Starts execution of the first Action Command in the list. The CU performs the following sequence:

- 1) Reads CBL OFFSET and saves it as a pointer to the next CB to be executed.

- 2) If the CU is not in the ACTIVE state, it goes to the ACTIVE state and requests the beginning of the next CB.

- 3) If the CU is in the ACTIVE state, then it does nothing at Acceptance time. Beginning of the next CB (i.e. the new one) starts after completion time of the current CB.

### CU-SUSPEND

Suspends operation of the CU after completing the current CB. The 82586 performs the following sequence:

- 1) If the CU is in the ACTIVE state, it sets the internal CU-SUSPEND-REQUEST flag. This flag causes CU to enter the SUSPENDED state at command completion time.

- 2) If the CU is not in the ACTIVE state, it ignores the CU-SUSPEND command.

### CU-RESUME

Resumes CU operation. The 82586 performs the following:

- 1) If the CU is in the SUSPEND state, it goes to the ACTIVE state and requests the beginning of the next CB.

- 2) If the CU is in the ACTIVE state, it clears internal CU-SUSPEND-REQUEST to prevent suspension at command completion time.

- 3) If the CU is in the IDLE state, it ignores the CU-RESUME command.

### CU-ABORT

Causes the CU to stop all activity immediately and go to the IDLE State. The CU performs the following:

- 1) If the CU is not in the ACTIVE state, it goes to the IDLE state.

- 2) If the CU is in the ACTIVE state, it sets the internal CU-ABORT-REQUEST flag. This flag causes the CU to go to the IDLE state at command completion time.

The CU ABORT control command causes the immediate termination (at acceptance time) of the transmission process. The effect on specific Action Commands (see section 2.8) is as follows:

- NOP, TDR, DUMP and DIAGNOSE commands are not stopped. Following execution, the CU switches to its IDLE state.

- IA setup, MC setup, CONFIGURE commands are always stopped. A command aborted bit is set in the CB status field. The CPU **MUST** execute these commands again since the 82586 may not be properly programmed to continue its operation.
- There is an attempt to abort a TRANSMIT. The DMA process is stopped. In certain timings, the Abort attempt may not be successful. The 82586 internally tests for this situation and flags **CMD ABORTED** status only if the TRANSMIT is known to have failed.

**NOTES ON ABORTED TRANSMISSION:**

- 1) The CU attempts to stop as soon as possible by stopping DMA and forcing a FIFO underrun.
- 2) Aborted transmit frames may result in small frames on the Serial Link. The 82586 sends to the Serial Link, the partial frame and appends to it four bytes of 'All Ones' (jam pattern).
- 3) Apart from aborted transmit frames and collided frames, the 82586 appends the jam pattern, also in the following cases:
  - Underrun on transmit buffers.
  - Lost Carrier Sense, if programmed to stop transmission when Carrier Sense is lost.

See Figure 2-9.

**SUSPENDING THE CU**

The **START**, **SUSPEND**, **RESUME** and **ABORT** commands can be given through the SCB command fields as described above. The Command Block offset pointer in the SCB points to the first executable Action Command (to be discussed in section 2.8). It is sufficient to state here that these Action Commands have a field for EL and S Bits (see section 2.8.1). The EL, End of List, bit indicates that the current Action Command is the last on the Command List. The S Bit indicates that the user desires the CU to enter into Suspended state after executing the current command. Tables 2-1 and 2-2 illustrate the state transitions for various conditions.

Thus, there are two mechanisms to suspend the CU: one through the Suspend Command in SCB, and the other through the S bit in the Action Command Block. The Suspend Command in SCB will suspend the CU after completing the execution of the current command on the Command List, without knowing exactly which command the 82586 was executing before execution. Suspension of CU through Action Command Block will result in suspension after a specific command is executed. In both cases, the CU can be activated by issuing a Resume command.

**Table 2-1. CU Control Commands: Actions at Acceptance Time**


Present State	Start		Resume		Suspend		Abort	
	Next State	Action	Next State	Action	Next State	Action	Next State	Action
Idle	Active	Set Up CB	Idle	None	Idle	None	Idle	None
Suspended	Active	Set Up CB	Active	Set Up CB	Suspended	None	Idle	None
Active	Active	None	Active	None	Active	Request Suspend	Idle	Abort DMA/CNA Interrupt

**Table 2-2. CU Activities Performed at End of Execution**

EL Bit	S Bit	Request	Next State	Action
0	0	None	Active	Set Up CB
0	0	Suspend	Suspended	CNA Interrupt
0	1	None	Suspended	CNA Interrupt
0	1	Suspend	Suspended	CNA Interrupt
1	0	None	Idle	CNA, CX Interrupts
1	0	Suspend	Idle	CNA, CX Interrupts
1	1	None	Idle	CNA, CX Interrupts
1	1	Suspend	Idle	CNA, CX Interrupts

**NOTES:**

- 1) After a CB with 'I' bit set is completed, CX interrupt is generated.
- 2) Since the transition ACTIVE to ACTIVE STATE via the START Command is smoothly performed, no interrupt, related to state transition, is generated and no action is required at the end of Action Command Execution.



230814-22

Figure 2-9. CU Abort Flowchart

## 2.7.4 Receive Unit (RU) Control

The Receive Unit is the logical unit that receives frames and stores them in memory. The RU uses free (i.e. unused) buffers and descriptors prepared by the CPU. The details on RU frame reception are presented in section 2.9.

This section describes how the CPU controls frame reception, namely, how it starts, stops, suspends, or resumes the RU. Reception may also stop due to No Resources.

The RU is modeled as a logical machine that takes, at any given time, one of the following states:

- **IDLE** - The RU has no memory resources and is discarding incoming frames. This is the initial RU state.
- **NO-RESOURCES** - The RU has no memory resources and is discarding incoming frames. This state differs from the IDLE state in that RU accumulates statistics on the number of frames it had to discard.
- **SUSPENDED** - The RU has free memory resources to store incoming frames but discards them anyway.
- **READY** - The RU has free memory resources and is ready to store incoming frames.

### NOTE:

Frames arrive at the 82586 independent of the state of the RU. The situation that a frame is arriving is referred to as Actively Receiving, even when RU is Not Ready and the frame is being discarded.

The CPU may affect RU operation in three ways: issuing an RU Control Command, setting bits in the Frame Descriptor COMMAND word of the frame currently being received, or setting the EL (End of List) Bit of the Receive Buffer Descriptor, RBD, of the buffer currently being filled. In general, the CPU may cause the RU to do the following:

- Start frame reception.
- Suspend frame reception (start discarding) after current frame reception is complete.
- Resume reception if the RU is in SUSPENDED state.
- Abort reception at once and return to IDLE state.
- Stop reception after a particular FD is filled (frame received). This FD is referred to as the last FD on the list.
- Suspend reception after particular FD is filled (frame received).
- Stop reception after a particular RBD is filled. This is the last RBD in the list.

### NOTE:

The RU issues an Interrupt after every received frame.

There are two points in time relevant to frame reception:

- **Acceptance time** - the time after a Channel Attention is issued by the CPU, the RU reads the Control Command and takes initial action.
- **Completion of Reception** - the time the RU ends receiving or discarding an incoming frame. This is a decision time for the RU on how to proceed and is discussed in detail in section 2.9.2.

The RU uses two internal flags to remember requests from acceptance time to be acted upon at completion of reception time: RU-START-REQUEST and RU-SUSPEND-REQUEST.

At acceptance time, after CU passes the Control Command to the RU and finishes accepting its own Control Command, the RU starts analyzing its command. The SCB's RUC field may take one of the following values: RU-START, RU-SUSPEND, RU-RESUME, or RU-ABORT.

### RU-START

The RU is made ready to receive frames. At Acceptance time, the RU may or may not be actively receiving a frame.

First case - the RU performs the following sequence if it is actively receiving:

- 1) Clears the internal RU-START-REQUEST and RU-SUSPEND-REQUEST flag.
- 2) Reads the RFA OFFSET word from SCB and saves it internally as the pointer to the next FD.
- 3) Sets RU-START-REQUEST, thus when the current frame has been received or discarded, the RU goes to the READY state and sets up the next FD.

Second case - The RU performs the following sequence if it is not actively receiving:

- 1) Clears internal RU-START-REQUEST and RU-SUSPEND-REQUEST flags.
- 2) Reads RFA OFFSET word from SCB and saves it internally as the pointer to the next FD.
- 3) If the RU is not in the READY state, or the RU is in the READY state and assures that DMA did not transfer any data to the current FD, it does the following: it stops discarding, goes to the READY state, gives up buffers that have been prefetched (if any), and sets up a new FD. Setting up a new FD uses the pointer to the next FD to prepare reception of the next frame (see section 2.9).

## LAN COMPONENTS USER'S MANUAL

4) If the RU is in the **READY** state and DMA started transferring data to memory before the RU had the opportunity to stop it, the following occurs: the RU goes to the **NO-RESOURCES** state (without issuing a RNR Interrupt) and sets the internal **RU-START-REQUEST**. Next, (in the particular case where RU does not manage to stop DMA in time) one frame is discarded and the user is notified by temporarily being in the **NO-RESOURCES** state.

The CPU must ensure that the 82586 is properly configured before starting the RU. This rule specifically applies to **IA-SETUP**, **MC-SETUP**, **CONFIGURE** Action Commands. Failure to perform **CONFIGURE** Action Command before stating the RU may result in unpredictable behavior of the receive process.

Failure to perform **IA-SETUP** before a **RU START** may result in a coincidental address match on a received frame. See also section 3.5 for other rules for starting the RU.

### RU-SUSPEND

Suspends RU operation after reception of current frame is complete, or reception of first frame to be received is complete. The RU performs the following:

- 1) If the RU is in the **READY** state, sets internal **RU-SUSPEND** request.
- 2) If the RU is not in the **READY** state, ignores the command.

### RU-RESUME

Resumes frame reception. The RU performs the following sequence:

- 1) Clears **RU-SUSPEND-REQUEST**.
- 2) If the RU is in the **SUSPENDED** state, and not actively discarding a frame, it goes to the **READY** state and sets up a new **FD** (see section 2.9).

**Table 2-3. RU Control Commands - Actions at Acceptable Time**

	Present State	Start		Resume		Suspend		Abort	
		Next State	Action	Next State	Action	Next State	Action	Next State	Action
RU Not Actively Receiving	<b>Idle</b>	Ready	Set Up FD	Idle	None	Idle	None	Idle	None
	<b>No Resources</b>	Ready	Set Up FD	No Resources	None	No Resources	None	Idle	None
	<b>Suspended</b>	Ready	Set Up FD	Ready	Set Up FD	Suspended	None	Idle	None
		Ready	Set Up FD	Ready	None	Ready	Request Suspend	Idle	Start Discarding RNR Interrupt
RU Actively Receiving	<b>Idle</b>	Idle	Request Start	Idle	None	Idle	None	Idle	None
	<b>No Resources</b>	No Resources	Request Start	No Resources	None	No Resources	None	Idle	None
	<b>Suspended</b>	Suspended	Request Start	Suspended	Request Start	Suspended	None	Idle	None
	<b>Ready</b>	Ready	Request Start	Ready	None	Ready	Request Suspend	Idle	Abort DMA Start Discarding RNR Interrupt

## LAN COMPONENTS USER'S MANUAL

**Table 2-4. RU Activities Performed at End of Execution**

EL Bit	S Bit	Request	Next State	Action
0	0	None	Ready	Set Up FD
0	0	Suspend	Suspended	RNR Interrupt
0	0	Start	Ready	Set Up FD
0	1	None	Suspended	RNR Interrupt
0	1	Suspend	Suspended	RNR Interrupt
0	1	Start	Suspended	RNR Interrupt
1	0	None	No Resources	RNR Interrupt
1	0	Suspend	No Resources	RNR Interrupt
1	0	Start	Ready	Set Up FD
1	1	None	No Resources	RNR Interrupt
1	1	Suspend	No Resources	RNR Interrupt
1	1	Start	Ready	Set Up FD

**NOTE:**

After a frame is received, FR interrupt is generated.

- 3) If the RU is in the SUSPENDED state and actively discarding a frame, it sets RU-START-REQUEST.
- 4) If the RU is not in the SUSPENDED state, it ignores the command.

**RU-ABORT**

RU stops reception immediately and goes to the IDLE state. RU performs the following:

- 1) If the RU is in the READY state, it requests an RNR Interrupt.
- 2) Stops all DMA activity and starts discarding incoming data.
- 3) Changes the RU to the IDLE state.

**2.7.5 Reset**

The 82586 has both a software and hardware RESET. After power up, a hardware RESET is required by the 82586. A Channel Attention following this reset will result in the 82586 accessing the System Control Pointer located at 0FFFFF6H. The first access is made on an 8-bit data boundary. Depending on the contents of location 0FFFFF6H, the subsequent access will be made on 8 or 16-bit data boundary.

A software RESET is available on the 82586 through bit 7 of the Control Command word in the System Control Block. It may be used after the 82586 has been initialized and it has the ISCP and SCP addresses. The software RESET is intended to operate selectively on a particular 82586.

The hardware RESET causes all major hardware control flip flops to be cleared. The CU and RU also clear their internal flags, they include:

```

END-OF-LAST-BUFFER = 0
ID-FULL = 0
RU-state = IDLE
CU-state = IDLE
CU-SUSPEND-REQUEST = 0
CU-ABORT-REQUEST = 0
CNA-REQUEST = 0
CX-REQUEST = 0
RU-SUSPEND-REQUEST = 0
RU-START-REQUEST = 0
RNR-REQUEST = 0
PR-REQUEST = 0
ADDRESS-LENGTH = 6
    
```

**NOTE:**

The System and Transmit clocks must be stable at their correct levels and timings before hardware RESET can be issued.

The CU performs the following upon recognition of a software RESET:

- 1) Terminates DMA activity.
- 2) Writes all zeros to SCB COMMAND word.
- 3) Triggers a hardware RESET.

## NOTE:

A Channel Attention from the CPU must be delayed for at least 8 clocks after the SCB COMMAND word (with a RESET) is cleared. Several internal flip flops, including the internal Channel Attention flip flop, are cleared 8 clocks after the SCB COMMAND word is cleared therefore, a premature Channel Attention may not get recognized.

## 2.7.6 Error Statistics Registers

The last four words in the SCB are statistics registers that accumulate tallies on: CRC errors, Alignment errors, number of frames lost due to No Resources, number of frames lost due to DMA overruns.

The 82586 increments the registers at Completion of Reception time if the appropriate event happens and the register has not reached OFFFFH. The registers are 'sticky,' i.e. they do not wrap around from OFFFFH to zero. The registers can be cleared (or set to any value) only by the host CPU.

The CPU cannot update the register while the 82586 is incrementing it (restoring the old value plus one) because the 82586 performs the read counter/increment/write counter operation without relinquishing the bus. This is done to ensure that no logical contention exists between the 82586 and the CPU.

In a dual port memory configuration, the CPU should check the state of the counter immediately after updating it. This practice checks for the case where the 82586 placed into the counter the incremented 'old counter' value after the CPU has cleared the counter. Because the 82586 does not write to the counter when OFFFFH is reached, the CPU may safely reset the counter without this check.

Incrementing the registers does not depend on the state of the Receive Unit. The CRC, Alignment and overrun error counters are incremented for each frame that experiences the specific error, was targeted for this specific station, and was longer than the Minimum Frame Length configuration parameter. The No Resources counter is incremented when a frame targeted to this station, has no error, and is lost or partially lost because there was no room in the memory structure.

The counters get incremented during External Loop Back operation, as well as in normal Transmit and Receive operation.

## CRC ERROR COUNTER:

Contains the number of properly aligned frames received with a CRC error. It is incremented by the 82586 for every frame with a CRC error that was targeted for this specific station and was longer than the Minimum Frame Length.

## ALIGNMENT ERROR COUNTER:

Counts the number of misaligned frames received with a CRC error. It is incremented by the 82586 for every misaligned frame with a CRC error that was targeted for this specific station and was longer than the Minimum Frame Length.

## NO RESOURCES ERROR COUNTER:

Records the number of correctly received frames discarded due to the lack of memory resources (buffer space or received frame descriptors). It is incremented by the 82586 for every frame discarded due to lack of memory resources that was targeted for this specific station and did not experience any error.

## OVERRUN ERROR COUNTER:

Counts the number of received frame sequences lost because the memory bus was not available in time to transfer them. Note that more than one frame may get lost due to overrun, and in this case the counter is incremented only once.

## 2.7.7 SCB Status Update

The 82586 updates the SCB status word in the following events:

- 1) At the end of the initialization procedure, the 82586 writes SCB status denoting CU IDLE, RU IDLE, CX interrupt and CNA interrupt.
- 2) When a control command is accepted, the 82586 updates the SCB status and clears the SCB command word to denote 'acceptance completed.'
- 3) After execution of an Action Command. However, the CX bit setting is directly connected to the I bit.
- 4) After receiving a frame.

**2.8 ACTION COMMANDS**

The 82586 executes a 'program' that is made up of Action Commands in the Command List, CBL. As shown in Figure 2-10, each command contains the command field, status and control fields, link to the next Action Command in the CBL, and any command-specific parameters. This command format is called the Command Block.

The 82586 has a repertoire of 8 commands:

NOP	Transmit
Individual Address Setup	TDR
Configure	Diagnose
Multicast Address Setup	Dump

**NOP:**

This command results in no action by the 82586 other than the normal command processing, such as fetching the command and decoding the command field.

**INDIVIDUAL ADDRESS SETUP:**

This command is used to load the 82586's unique address. The unique address is contained in the parameter field of the command.

**CONFIGURE:**

The Configure command is used to load the 82586 with its operating parameters. Upon reset, the 82586 initializes to the IEEE 802.3 based parameters. If the user wishes to use any other values, the Configure command is used.

**MULTICAST ADDRESS SETUP:**

This command allows the programmer to setup one or more multicast addresses into the 82586. The multicast addresses to be setup are located in the parameter field of the command.

**TRANSMIT:**

One Transmit command is used to send a single frame. If more than one frame is to be sent, the host CPU can link multiple Transmit commands together. The destination address, Length field and pointer to buffers containing the data field are contained in the parameter field of the Transmit command (AL-LOC = 0).

**TDR:**

This command performs the Time Domain Reflectometry test on the coaxial cable. The TDR command is used to detect and locate cable faults caused by either short or open circuits on the coaxial cable.

**DIAGNOSE:**

The Diagnose command puts the 82586 through a self-test procedure and reports on the success or failure of the internal test.

**DUMP:**

This command causes the 82586 to dump its internal registers into memory. The registers included are those loaded by the Configure and Address Set-Up commands, plus status and other internal working registers.




Figure 2-10. General Action Command



Table 2-5. 82586 Action Command Summary

<ul style="list-style-type: none"> <li>• NOP, Code = 0 Parameters : None Action : None</li> </ul>
<ul style="list-style-type: none"> <li>• IA-SETUP, Code = 1 Parameters : Individual Address Action : Setup Individual Address</li> </ul>
<ul style="list-style-type: none"> <li>• CONFIGURE, Code = 2 Parameters : Byte count and configuration values list Action : Configure the 82586</li> </ul>
<ul style="list-style-type: none"> <li>• MC-SETUP, Code = 3 Parameters : Byte count and Multicast Address list Action : Setup Multicast HASH table</li> </ul>
<ul style="list-style-type: none"> <li>• TRANSMIT, Code = 4 Parameters : Destination Address, Length Field, linked buffer list holding the Data Field Action : Transmit frame, and in case of collisions, retransmit</li> </ul>
<ul style="list-style-type: none"> <li>• TDR, Code = 5 Parameters : None Action : Perform Time Domain Reflectometry test and return results</li> </ul>
<ul style="list-style-type: none"> <li>• DUMP, Code = 6 Parameters : Address of memory location to write results Action : Dump set of internal registers to memory</li> </ul>
<ul style="list-style-type: none"> <li>• DIAGNOSE, Code = 7 Parameters : None Action : Perform internal test procedure and returns results</li> </ul>

## 2.8.1 General Action Command

The format common to all Action Commands and the algorithms for beginning and completing the execution (also common to all the commands) is described below.

### NOTE:

System and Transmit Clocks must be applied to the 82586 before Action Commands can be executed.

### GENERAL FORMAT

The general format of the Command Block (CB) includes the following fields:

STATUS word (written by the 82586):

- C (Bit 15) - is always set at the completion of execution.
- B (Bit 14) - is always set at the beginning of execution, and reset at completion of execution concurrently with C bit being set.

### NOTE:

The 82586 does not read the B or C bits. If the SCB pointer points to a CB and C = 1, the 82586 will still execute the command.

COMMAND word:

- EL (Bit 15) - Indicates that this is the last Command Block in the command list.
- S (Bit 14) - Indicates that the CU should suspend after completion of execution of this command.
- I (Bit 13) - Indicates that the 82586 should issue an interrupt after completion of executing this command.
- CMD (Bits 0-2) - Indicates the specific command.

LINK OFFSET: Address of the next command block in the list.

### BEGINNING OF EXECUTION

An Action Command may be started by either the CU-START or CU-RESUME Control Command, or may follow a previous Action Command. However, the actual command start may be delayed by RU activity.

The following sequence is performed by the CU at the beginning of execution of each Action Command:

- 1) Writes a word whose B bit is set and the remainder of the field cleared to the STATUS word of the next CB. The content of the STATUS word is specified for each Action Command in the description that follows.

- 2) The next CB becomes the current CB.
- 3) Reads the COMMAND word of the current CB and saves the following fields for later use: EL, I, S and CMD.
- 4) Reads the LINK OFFSET of the current CB and makes it the next CB.
- 5) Performs specific actions according to the Action Command specified in the CMD field.

- 6) Sets hardware Interrupt signal if any INTERRUPT-IS flag is set. The detailed description of commands is given below.

### 2.8.2 NOP

This command results in no action by the 82586, except as performed in normal command processing (section 2.8.1). It is present to aid in CBL manipulation.

### COMPLETION OF EXECUTION

Command completion time is asynchronous to the beginning of the command. It is determined by the command type, RU activity, CU Control Commands, etc. The CU is always in the ACTIVE state at this time. The decision on how to proceed, depends on the following flags: CU-SUSPEND-REQUEST, CU-ABORT-REQUEST EL, I, S.

The following sequence is performed by the CU at completion of execution of an Action Command:

- 1) Writes command specific status to the STATUS word of the current CB.
- 2) If I bit is set, sets request for the CX Interrupt.
- 3) If EL or CU-ABORT-REQUEST is set, the CU becomes IDLE and generates request for CNA interrupt. If S or CU-SUSPEND-REQUEST is set, CU becomes SUSPENDED. Otherwise, requests beginning of next Action Command.
- 4) Sets appropriate INTERRUPT-IS flags and clears all Interrupt request flags.
- 5) Updates STATUS word in SCB.

### NOP COMMAND FORMAT

NOP command includes the following fields:

STATUS word (written by the 82586):

- C (Bit 15) - Command completed (see section 2.8.1)
- B (Bit 14) - Busy executing command
- OK (Bit 13) - Error free completion

COMMAND word:

- EL (Bit 15) - End of command list
- S (Bit 14) - Suspend after completion
- I (Bit 13) - Interrupt after completion
- CMD (Bits 0-2) - NOP = 0

LINK OFFSET: Address of next Command Block

### DETAILED OPERATION OF NOP COMMAND

CU performs the following sequence:

- 1) Starts Action Command (see section 2.8.1).
- 2) Prepares STATUS word with C = 1, B = 0, OK = 1.
- 3) Completes Action Command (see section 2.8.1).




Figure 2-11. The NOP Command Block

### 2.8.3 IA-Setup

This command loads the 82586 with the Individual Address. This address is used by the 82586 for recognition of Destination Address during reception and insertion of Source Address during transmission.

#### IA-SETUP COMMAND FORMAT

The IA-SETUP command includes the following fields:

STATUS word (written by the 82586):

- C (Bit 15) - Command completed (see section 2.8.1)
- B (Bit 14) - Busy executing command
- OK (Bit 13) - Error free completion
- A (Bit 12) - Command aborted

COMMAND word:

- EL (Bit 15) - End of command list
- S (Bit 14) - Suspend after completion
- I (Bit 13) - Interrupt after completion
- CMD (Bits 0-2) - IA-SETUP = 1

LINK OFFSET: Address of next Command Block

INDIVIDUAL ADDRESS: Individual Address parameter

The least significant bit of the Individual Address parameter must be zero for IEEE 802.3. However, no enforcement of 0 is provided by the 82586. Thus, an Individual Address with least significant bit 1, is possible.

The 82586 will read only the number of bytes configured as address length.

#### DETAILED OPERATION OF THE IA-SETUP COMMAND

The Individual Address is transferred by TX-DMA via TX-FIFO to Transmit-Byte-Machine. See section 2.13. The CU performs the following sequence:

- 1) Starts Action Command.
- 2) Writes the IA-SETUP command byte to TX-FIFO.
- 3) Initiates TX-DMA with the address of the first byte of INDIVIDUAL ADDRESS and byte count according to configured Address Length.
- 4) Upon completion of DMA, writes the End of Command byte to TX-FIFO.
- 5) Waits for the Transmit-Byte-Machine to complete the updating of Individual Address register.
- 6) If the internal CU-ABORT-REQUEST flag is set, prepares STATUS word with C = 1, B = 0, OK = 0, A = 1; otherwise, prepares STATUS word with C = 1, B = 0, OK = 1, A = 0.
- 7) Completes the Action Command.

The Transmit-Byte-Machine maintains a 48-bit Individual Address register used for Source Address insertion during transmission and for Destination Address recognition during reception. RESET causes the Individual Address register to be set to all ones.

After the Transmit-Byte-Machine reads an IA-SETUP command from TX-FIFO, it reads the following bytes into the Individual Address register. The expected number of bytes is determined by the Address length configuration parameter. If Address length is less than 6 bytes then only part of the register is used. If fewer bytes than Address length are read from TX-FIFO (in case of abortion) only that number of bytes is updated.




Figure 2-12. The IA-SETUP Command Block

### 2.8.4 Configure

The CONFIGURE command is used to update the 82586 operating parameters. It allows from 4 to 12 parameter bytes to be updated. Refer to section 2.12 for details on the configuration parameters.

#### CONFIGURE COMMAND FORMAT

The CONFIGURE command includes the following fields:

STATUS word (written by the 82586):

- C (Bit 15) - Command completed (see section 2.8.1)
- B (Bit 14) - Busy executing command
- OK (Bit 13) - Error free completion
- A (Bit 12) - Command aborted

COMMAND word:

- EL (Bit 15) - End of command list
- S (Bit 14) - Suspend after completion
- I (Bit 13) - Interrupt after completion
- CMD (Bits 0-2) - Configure = 2

LINK OFFSET: Address of next Command Block

Byte 6-7:

BYTE CNT (Bits 0-3) - Byte Count, Number of bytes including this one, holding the parameters to be configured. A number smaller than 4 is interpreted as 4. A number greater than 12 is interpreted as 12.

FIFO-LIM (Bits 8-11) - Value of TX-FIFO-Threshold

Byte 8-9:

SRDY/ARDY (Bit 6) - 0 - SRDY/ARDY pin operates as ARDY (internal synchronization).

1 - SRDY/ARDY pin operates as SRDY (external synchronization).

SAV-BF (Bit 7) - 0 - Received bad frames are not saved in memory.

1 - Received bad frames are saved in memory.

ADDR-LEN (Bits 8-10) - Number of address bytes. NOTE: 7 is interpreted as 0.

AL-LOC (Bit 11) - 0 - Address and Length Fields separated from data and associated with Transmit Command Block or Receive Frame Descriptor. For transmitted Frame, Source Address is inserted by the 82586.

1 - Address and Length Fields are part of the Transmit/Receive data buffers, including Source Address (which is not inserted by the 82586).




Figure 2-13. The CONFIGURE Command Block

## LAN COMPONENTS USER'S MANUAL

PREAM-LEN (Bits 12–13) - Preamble Length including Start Frame Delimiter

00 - 2 bytes

01 - 4 bytes

10 - 8 bytes

11 - 16 bytes

INT-LPBCK (Bit 14) - Internal Loopback

EXT-LPBCK (Bit 15) - External Loopback.

NOTE: Bits 14 and 15 configured to 1, cause Internal Loopback.

Byte 10–11:

LIN-PRIO (Bits 0–2) - Linear Priority

ACR (Bits 4–6) - Accelerated Contention Resolution

BOF-MET (Bit 7) - Exponential Backoff Method

0 - IEEE 802.3

1 - Alternate method

INTERFRAME-SPACING (Bits 8–15) - Number indicating the Interframe Spacing in TxC period units

Byte 12–13:

SLOT-TIME (L) (Bits 0–7) - Slot Time number, low byte

SLOT-TIME (H) (Bits 8–10) - Slot Time number, high bits

RETRY-NUM (Bits 12–15) - Maximum number of transmission retries on collisions

Byte 14–15:

PRM (Bit 0) - Promiscuous Mode

BC-DIS (Bit 1) - Broadcast Disable

MANCH/NRZ (Bit 2) - Manchester or NRZ encoding/decoding

0 - NRZ

1 - Manchester

TONO-CRS (Bit 3) - Transmit on No Carrier Sense

0 - Cease transmission if CRS goes inactive during frame transmission

1 - Continue transmission even if no Carrier Sense

NCRC-INS (Bit 4) - No CRC Insertion

CRC-16 (Bit 5) - CRC Type

0 - 32 bit Autodin II CRC polynomial

1 - 16 bit CCITT CRC polynomial

BT-STF (Bit 6) Bitstuffing:

0 - End of Carrier mode (IEEE 802.3)

1 - HDLC like Bitstuffing mode

PAD (Bit 7) - Padding

0 - No Padding

1 - Perform padding by transmitting flags for remainder of Slot Time

CRSF (Bits 8–9) - Carrier Sense Filter in bit times

CRS-SRC (Bit 11) Carrier Sense Source

0 - External

1 - Internal

CDTF (Bits 12–14) - Collision Detect Filter in bit times

CDT-SRC (Bit 15) - Collision Detect Source

0 - External

1 - Internal

Byte 16:

MIN-FRM-LEN (Bits 0–7) - Minimum number of bytes in a frame

### CONFIGURATION DEFAULTS

The default values of the configuration parameters are compatible with the IEEE 802.3 Standard. RESET configures the 82586 according to the defaults shown in Table 2-6:

**Table 2-6. 82586 Default Values**

Preamble Length	=	2
Address Length	=	6
Broadcast Disable	=	0
CRC-16/CRC-32	=	0
No CRC Insertion	=	0
Bitstuffing/EOC	=	0
Padding	=	0
Min-Frame-Length	=	64
Interframe Spacing	=	96
Slot Time	=	512
Number of Retries	=	15
Linear Priority	=	0
Accelerated Contention Resolution	=	0
Exponential Backoff Method	=	0
Manchester/NRZ	=	0
Internal CRS	=	0
CRS Filter	=	0
Internal CDT	=	0
CDT Filter	=	0
Transmit On No CRS	=	0
FIFO-Threshold	=	8
SRDY/ARDY	=	0
Save Bad Frame	=	0
Address/Length Location	=	0
Internal Loopback	=	0
External Loopback	=	0
Promiscuous Mode	=	0

**DETAILED OPERATION OF THE CONFIGURE COMMAND**

Some parameters are kept by the CU, the remainder are transferred by TX-DMA to the Transmit-Byte-Machine via TX-FIFO. The CU performs the following sequence.

- 1) Starts the Action Command.
- 2) Reads bytes 6, 7, 8, and 9, and saves the following: BYTE-CNT, FIFO-LIM, SRDY/ARDY, SAV-BF, ADDR-LEN, AL-LOC.
- 3) Writes the Configure byte to TX-FIFO.
- 4) Initiates TX-DMA to address of byte 6 and byte count specified by BYTE-CNT.
- 5) Upon completion of DMA writes the End of Command byte to TX-FIFO.
- 6) Waits for the Transmit-Byte-Machine to complete updating configuration registers.
- 7) If the internal CU-ABORT-REQUEST flag is set, prepares STATUS word with C = 1, B = 0, OK = 0, A = 1; otherwise, prepares STATUS word with C = 1, B = 0, OK = 1, A = 0.
- 8) Completes the Action Command.

The Transmit-Byte-Machine maintains 10 bytes of Configuration registers for determining the 82586's 'personality.' RESET causes Configuration registers to be set to values specified in Table 2-6 (compatible to IEEE 802.3).

After the Transmit-Byte-Machine reads the CONFIGURE command from TX-FIFO it reads and ignores 2 bytes, reads and updates Configuration registers with the next 10 bytes, and reads and ignores the remaining bytes. If less than 12 bytes are read when End of Command is encountered, only part of the Configuration registers are updated. The Transmit-Byte-Machine notifies CU after completion.

**2.8.5 MC-Setup**

This command sets up the 82586 with a set of Multicast Addresses. Subsequently, incoming frames with Destination Addresses from this set are accepted.

**MC-SETUP COMMAND FORMAT**

The MC-SETUP command includes the following fields:

STATUS word (written by the 82586):

- C (Bit 15) - Command completed (see section 2.8.1)
- B (Bit 14) - Busy executing command
- OK (Bit 13) - Error free completion
- A (Bit 12) - Command aborted

COMMAND word:

- EL (Bit 15) - End of command list
- S (Bit 14) - Suspend after completion
- I (Bit 13) - Interrupt after completion
- CMD (Bits 0-2) - MC-SETUP = 3

LINK OFFSET: Address of next Command Block




Figure 2-14. The MC-SETUP Command Block

**MC-CNT:** A 14-bit field indicating the number of bytes in the MC-LIST field. MC-CNT is truncated to the nearest multiple of Address Length (in bytes). Issuing a MC-SETUP command with MC-CNT = 0 disables reception of any incoming frame with a Multicast Address. The 14 bit field for MC addresses accommodates a maximum of 2730 Multicast Addresses, assuming a 6 byte address length.

**MC-LIST:** A list of Multicast Addresses to be accepted by the 82586. Note that the most significant byte of an address is followed immediately by the least significant byte of the next address. Note also that the least significant bit of each Multicast Address in the set must be a one.

### DETAILED OPERATION OF MC-SETUP COMMAND

TX-DMA transfers the list of Multicast Addresses from memory to Transmit-Byte-Machine via TX-FIFO. See section 2.13. CU performs the following sequence:

- 1) Starts Action Command.
- 2) Reads MC-CNT and saves it internally.
- 3) Writes a MC-SETUP command byte to TX-FIFO.
- 4) Initiates TX-DMA with the MC-LIST address and byte count according to MC-CNT.
- 5) Upon completion of DMA; writes End of Command bit to TX-FIFO.
- 6) Waits for Transmit-Byte-Machine to complete HASH table update.
- 7) If the internal CU-ABORT-REQUEST flag is set, prepares STATUS word with C = 1, B = 0, OK = 0, A = 1; otherwise, prepares STATUS word with C = 1, B = 0, OK = 1, A = 0.
- 8) Completes the Action Command.

The Transmit-Byte-Machine maintains a 64-bit HASH table used for checking Multicast Addresses during reception.

An incoming frame is accepted if it has a Destination Address whose least significant bit is a one, and after hashing points to a bit in the HASH table whose value is one. The hash function is selecting bits 2 to 7 of the Transmit CRC register. RESET causes the HASH table to become all zeros.

After the Transmit-Byte-Machine reads a MC-SETUP command from TX-FIFO, it clears the HASH table and reads the bytes in groups whose length is determined by the ADDRESS length. Each group is hashed using CRC logic and the bit in the HASH table to which bits 2-7 of the CRC register point is set to one. A group that is not complete has no effect on the

HASH table. Transmit-Byte-Machine notifies CU after completion.

### 2.8.6 Transmit

The TRANSMIT command causes transmission and if necessary retransmission of a frame.

#### TRANSMIT COMMAND BLOCK FORMAT

TRANSMIT CB includes the following fields:

STATUS word (**written** by the 82586):

- |          |            |  |
|----------|------------|--|
| C        | (Bit 15)   | - Command completed (see section 2.8.1)  |
| B        | (Bit 14)   | - Busy executing command   |
| OK       | (Bit 13)   | - Error free completion  |
| A        | (Bit 12)   | - Command aborted  |
| S10      | (Bit 10)   | - No Carrier Sense signal during transmission (between beginning of Destination Address and end of Frame Check Sequence). On the B-step this bit will always be zero when the 82586 is configured with TONO-CRS = 1. All subsequent steppings S10 will be set if the Carrier Sense signal is lost, regardless of the TONO-CRS Configure bit. |
| S9       | (Bit 9)    | - Transmission unsuccessful (stopped) due to loss of Clear-to-Send signal.   |
| S8       | (Bit 8)    | - Transmission unsuccessful (stopped) due to DMA underrun, (i.e. data not supplied from the system for transmission).  |
| S7       | (Bit 7)    | - Transmission had to Defer to traffic on the link.  |
| S6       | (Bit 6)    | - SQE TEST. Indicates that after the previous transmission and during the Interframe Spacing period, the SQE TEST signal was detected on the Collision Detect pin. This bit is meaningful if S5 and MAX-COLL fields are both zero, i.e. no collisions occurred during transmission.  |
| S5       | (Bit 5)    | - Transmission attempt stopped due to number of collisions exceeding the maximum number of retries.  |
| MAX-COLL | (Bits 3-0) | - Number of Collisions experienced by this frame. S5 = 1 and MAX-COLL = 0 indicates that there were 16 collisions.   |

COMMAND word:

- EL (Bit 15) - End of command list
- S (Bit 14) - Suspend after completion
- I (Bit 13) - Interrupt after completion
- CMD (Bits 0-2) - TRANSMIT = 4

LINK OFFSET: Address of next Command Block

TBD OFFSET: Address of the first Transmit Buffer Descriptor. TBD-OFFSET = 0FFFFH indicates that there is no Data field.

DESTINATION ADDRESS: Destination Address of the frame.

LENGTH FIELD: Length Field of the frame.

**TRANSMIT BUFFER DESCRIPTOR FORMAT**

STATUS word:

EOF - Indicates that this is the Buffer Descriptor of the last buffer of this frame's Data Field.

ACT-COUNT (Bits 0-13) - Actual number of data bytes in the buffer (can be even or odd).

NEXT BD OFFSET: Points to next Buffer Descriptor on the list. When the EOF bit is set, this field is meaningless.

BUFFER ADDRESS: 24-bit absolute address of buffer.

**DETAILED OPERATION OF TRANSMIT COMMAND**

Execution of TRANSMIT Command causes transmission of a frame. If the frame experiences collisions, the CU retransmits the frame up to a configurable maximum number of times.

To transmit a frame, the user must setup the following:

- Command code.
- Destination Address and Length Field in TRANSMIT CB.
- TBD OFFSET should point to the first Buffer Descriptor of the list of buffers that holds the Data Field. If the frame does not include Data, TBD OFFSET should be set to 0FFFFH.
- For each buffer, BUFFER ADDRESS, ACTUAL COUNT and NEXT BD OFFSET should be setup. The EOF flag indicates the last buffer in the list representing the Data Field.

Unlike other Action Commands having parameters in one block in memory, the TRANSMIT Command may have parts of the parameters scattered in a linked list of buffers. The CU prefetches the buffers in the list on the fly. If the AL-Location configuration is zero, the Destination Address and Length Field are in the TRANSMIT CB and are treated as the first buffer. The Information Field is in the list of buffers. If the AL-Location Bit is one, the whole frame is in the buffers. See Figure 2-17.




Figure 2-15. The Transmit Command Block






Figure 2-16. The Transmit Buffer Descriptor




Figure 2-17. The Transmit Command Data Structure

While the CU is prefetching the address and byte count of one buffer, TX-DMA is transferring the previous buffer to the Transmit-Byte Machine via TX-FIFO. Completion of buffer transfer by TX-DMA, triggers the CU to initiate TX-DMA for the next buffer (if already prefetched) and to start the prefetch of the next buffer. The buffer prefetch/transfer cycle is terminated when a buffer, whose EOF bit is set, is transferred to TX-FIFO.

CU performs the following sequence during transmission:

- 1) Starts the Action Command.
- 2) Writes the TRANSMIT Command bit to TX-FIFO.
- 3) Reads BD OFFSET and saves it as the Look Ahead BD Address.
- 4) If the ADDRESS/LENGTH LOCATION configuration bit is zero, the 82586 does the following:  
If the Look Ahead BD Address is not equal to 0FFFFH, then goes to the buffer prefetch/transfer cycle (section 2.9.6). Initiates TX-DMA to the address of the first byte of the Destination Address field in the CB and to the byte count of the Address length bit plus 2. If the Look Ahead BD Address is equal to 0FFFFH, then after completing DMA of the Destination Address and Length Field writes End of Command byte to TX-FIFO.
- 5) If the ADDRESS/LENGTH LOCATION configuration bit is one, then goes to the buffer prefetch/transfer cycle and forces one dummy DMA completion.
- 6) Waits for completion of the TRANSMIT Command. This includes transfer of the whole frame to the Channel Interface Module and transmission of the frame by the latter. The command can be completed either with a collision (and not exceeding maximum collision) or without a collision.
- 7) If execution completed without a collision and without an error (regardless of CU-ABORT-REQUEST), then prepares STATUS word with C = 1, B = 0, OK = 1, A = 0, S6, S7 and NUM-COLL updated, and remaining bits zero.
- 8) If execution completed with CU-ABORT-REQUEST (and a collision or error) prepare STATUS word with C = 1, B = 0, OK = 0, A = 1 and NUM-COLL = 1.
- 9) If execution completed with a Collision (and not exceeding maximum collision), regardless of errors and without CU-ABORT-REQUEST, writes Retransmit command byte to TX-FIFO and returns to Step 3 of this sequence. This causes retransmission of the frame.

- 10) If the execution completed with an error (no collision or CU-ABORT-REQUEST); prepares STATUS word with C = 1, B = 0, OK = 0, A = 0 and the remaining bits updated.
- 11) Completes the Action Command.

Note that transmission is terminated by the CU performing one of the following steps; 7, 8, 9, or 10.

The Chart below summarizes which sequence step listed above the CU performs:

Collision	Error	Abort-Request	Step	Remarks
no	no	don't care	7	normal
no	yes	no	10	error
no	yes	yes	8	abort
yes	don't care	no	9	retransmit
yes	don't care	yes	8	abort

### BUFFER PREFETCH/TRANSFER CYCLE

This cycle is called by the sequence-performing TRANSMIT command execution. Collision detection (not exceeding the maximum collision) anytime during this sequence, causes CU to Read BD OFFSET and save it as the Look Ahead BD Address, write retransmit command byte to TX-FIFO and go to Step 4 of the TRANSMIT command sequence.

The buffer prefetch/transfer cycle is as follows:

- 1) Store Look Ahead BD address in Next-BD-Address.
- 2) Read and save 14-bit ACT COUNT field and EOF flag.
- 3) Read NEXT BD OFFSET and save it in Look Ahead BD Address.
- 4) Read and save the 24-bit BUFFER ADDRESS field.
- 5) Wait for completion of TX-DMA (first time initiated in step 4 of transmit sequence).
- 6) Initiate TX-DMA with address according to BUFFER ADDRESS and byte count according to ACT COUNT.
- 7) If EOF bit is not set, repeat the cycle.
- 8) After DMA completion, write the End of Command byte to TX-FIFO.

### FRAMING OPERATION

The Transmit-Byte-Machine maintains the following registers for construction of frames: Preamble pattern, SFD Field (pattern determined by End-of-Carrier/Bit-stuffing configuration parameters), Source Address, CRC generator, Jam patterns (all ones).

After the Transmit-Byte-Machine reads the TRANSMIT command from TX-FIFO, a frame is constructed and transferred to the Transmit-Bit-Machine (see section 2.13) for bit transmission. The Transmit-Byte-Machine performs the following sequence:

- 1) Transfer Preamble bytes according to Preamble length configuration parameter minus one.
- 2) Transfer the SFD Field.
- 3) Start CRC calculation.
- 4) Read and transfer the Destination Address bytes from TX-FIFO (number determined by Address length).
- 5) If AL-Location configuration parameter is zero, transfer Individual Address as Source Address. Otherwise, read and transfer Source Address from TX-FIFO. If AL-Location = 1 and there are less than Address-Length bytes in TX-FIFO, a DMA underrun is forced.
- 6) Read and transfer all remaining bytes from TX-FIFO. These are the Length and Information fields.
- 7) Transfer CRC (calculated according to CRC 16/32 configuration parameter).
- 8) If the 82586 is configured to Bitstuffing, transfer one more flag.
- 9) If the 82586 is configured to Bitstuffing and to padding, transfer flag bytes to cause the number of transferred bytes (excluding Preamble and SFD Field) to exceed the configurable Slot Time divided by 8.

If a collision, underrun, or lost Carrier Sense occurred during transmission, the Transmit-Byte-Machine completes the transfer of the Preamble and transfers 4 bytes of the Jam pattern. If there is a collision, the retry counter will be incremented.

Jamming will not start before completing Preamble transmission.

If a collision is detected during transmission of the last 11 bits in the frame it will not result in jamming. If the collision is detected during transmission of the last bit or later, the collision will not be reported and retransmission does not take place. This may happen for an **invalid frame** which is shorter in length than the slot time.

Note that a DMA underrun cannot logically occur during the preamble because the serial subsystem generates its own preamble. Also, the 82586 is insensitive to carrier sense during the preamble.

After completing transmission, or collision, the Transmit-Byte-Machine passes bits 0-10 of the STATUS word to the CU.

### 2.8.7 TDR (Time Domain Reflectometer)


This command performs a Time Domain Reflectometer test on the serial link. By performing the command, the user is able to identify short or opens and their location. Along with transmission of 'All Ones,' the 82586 triggers an internal timer. The timer measures the time elapsed from transmission start until 'echo' is obtained. 'Echo' is indicated by Collision Detect going active or Carrier Sense signal drop.

#### TDR COMMAND FORMAT

TDR command includes the following fields:

STATUS word (written by the 82586):

- C (Bit 15) - Command completed (see section 2.8.1)
- B (Bit 14) - Busy executing command
- OK (Bit 13) - Error free completion



230814-31

Figure 2-18. The TDR Command Block

COMMAND word:

- EL (Bit 15) - End of command list
- S (Bit 14) - Suspend after completion
- I (Bit 13) - Interrupt after completion
- CMD (Bits 0-2) - TDR = 5

LINK OFFSET: Address of next Command Block

RESULT word:

- LNK-OK (Bit 15) - No link problem identified
- XCVR-PRB (Bit 14) - Transceiver Cable Problem identified (valid only in the case of a Transceiver that should return Carrier Sense during transmission).
- ET-OPN (Bit 13) - Open on the link identified.
- ET-SRT (Bit 12) - Short on the link identified (valid only in the case of a Transceiver that should return Carrier Sense during transmission).
- TIME (Bits 0-10) - Specifying the distance to a problem on the link (if one exists) in transmit clock cycles.

DETAILED OPERATION OF TDR COMMAND

TDR command triggers the Time Domain Reflectometer test to be performed by the Transmit-Byte-Machine, see section 2.13.

The CU performs the following sequence:

- 1) Starts the Action Command.
- 2) Writes the TDR Command byte to TX-FIFO.
- 3) Waits for the Transmit-Byte-Machine to complete TDR test.
- 4) Writes results to RESULT word.
- 5) Prepares STATUS word with C = 1, B = 0, OK = 1.
- 6) Completes the Action Command.

After the Transmit-Byte-Machine reads a TDR command from TX-FIFO, it performs a Time Domain Reflectometer test by transmitting a TDR frame (2048 ones) and monitoring Carrier Sense and Collision Detect signals. When a TDR frame is transmitted, an internal 12-bit counter starts counting.

There are four possible results:

- 1) The Carrier Sense signal does not go active before the counter expires. For a Transceiver that should return Carrier Sense during transmission, this means that there is a problem on the cable between the 82856 and the Transceiver. For a Transceiver that

should not return Carrier Sense during transmission, this is normal.

- 2) The Carrier Sense signal goes active and then inactive before the counter expires. For a Transceiver that should return Carrier Sense during transmission, this means that there is a short on the link.
- 3) The Collision Detect signal goes active before the counter expires. This means that the link is not properly terminated (an open).
- 4) The Carrier Sense signal goes active but does not go inactive and Collision Detect does not go active before the counter expires. This is the normal case and indicates that there is no problem on the link.

The distance to the cable failure can be calculated as follows:

$$\text{Distance} = \text{TIME} \times (V_s / (2 \times F_s))$$

where:

V<sub>s</sub> - wave propagation speed on the link (M/s)

F<sub>s</sub> - serial clock frequency (Hz)

Accuracy is plus/minus V<sub>s</sub>/(2 × F<sub>s</sub>)

Upon completion, the Transmit-Byte-Machine passes the RESULT word to the CU.

Note that the TDR frame does not contain the SFD field.

2.8.8 Dump

This command causes the contents of over a hundred bytes of internal registers to be placed in memory. It is supplied as a self diagnostic tool, as well as to supply registers of interest to the user.

DUMP command includes the following fields:

STATUS word (written by the 82586):

- C (Bit 15) - Command completed (see section 2.8.1)
- B (Bit 14) - Busy executing command
- OK (Bit 13) - Error free completion

COMMAND word:

- EL (Bit 15) - End of command list
- S (Bit 14) - Suspend after completion
- I (Bit 13) - Interrupt after completion
- CMD (Bits 0-2) - DUMP = 6

LINK OFFSET: Address of the next Command Block

BUFFER OFFSET: This word specifies the offset portion of the memory address which points to the top of the buffer allocated for the dumped registers contents. The length of the buffer is 170 bytes.




Figure 2-19. The DUMP Command Block

**DUMP AREA FORMAT**

Figure 2-18 shows the format of the DUMP area. The fields are as follows:

Bytes 00H to 0AH: These bytes correspond to the 82586 CONFIGURE command field.

Bytes 0CH to 11H: The Individual Address Register content. IAR0 is the Individual Address least significant byte.

Bytes 12H to 13H: Status word of last command block (only bits 0-13).

Bytes 14H to 17H: Content of the Transmit CRC generator. TXCRC0 is the least significant byte. The contents are dependent on the activity before the DUMP command:

After RESET - 'All Ones.'

After successful transmission - 'All Zeros.'

After MC-SETUP command - Generated CRC value of the last MC address, on MC-LIST.

After unsuccessful transmission, depends on where it stopped.

**NOTE:**

For 16-bit CRC only TXCRC0 and TXCRC1 are valid.

Bytes 18H to 1BH: Contents of Receive CRC Checker. TXCRC0 is the least significant byte.

The contents are dependent on the activity performed before the DUMP command:

After RESET - 'All Ones.'

After good frame reception -

- 1) For CRC-CCITT - 0D1F0H.
- 2) For CRC-Autodin-II - C704DD7B.

After Bad Frame reception - corresponds to the received information.

After reception attempt, i.e. unsuccessful check for address match, corresponds to the CRC performed on the frame address.

**NOTE:**

Any frame on the serial link modifies this register contents.

Bytes 1CH to 21H: Temporary Registers.

Bytes 22H to 23H: Receive Status Register. Bits 6, 7, 8, 10, 11 and 13 assume the same meaning as corresponding bits in the Receive Frame Descriptor Status field.

Bytes 24H to 2BH: HASH TABLE.

Bytes 2CH to 2DH: Status bits of the last time TDR command that was performed.

NXT-RB-SIZE: Let N be the last buffer of the last received frame, then NXT-RB-SIZE is the number of available bytes in the N + 1 buffer.

EL - The EL bit of the Receive Buffer Descriptor.

NXT-RB-ADR: Let N be the last Receive Buffer used, then NXT-RB-ADR is the BUFFER-ADDRESS field in the N + 1 Receive-Buffer Descriptor, i.e. the pointer to the N + 1 Receive Buffer.

CUR-RB-SIZE: The number of bytes in the last buffer of the last received frame.

EL - The EL bit of the last buffer in the last received frame.

LA-RBD-ADR: Look Ahead Buffer Descriptor, i.e. the pointer to N + 2 Receive Buffer Descriptor.

NXT-RBD-ADR: Next Receive Buffer Descriptor Address. Similar to LA-RBD-ADR but points to N + 1 Receive Buffer Descriptor.


LAN COMPONENTS USER'S MANUAL

															15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
X				X				X				X				FIFO LIM				0	X	0	0	0	0	0	0	00			
EXT LP BCK	INT LP BCK	PREAM LEN	AL LOC	ADDR	LEN	SAV BF	SRDY/ ARDY	1	1	1	1	1	1	1	1	1	1	02													
INTERFRAME SPACING								EBOF NET	ACR			1	LIN Prio			04															
RETRY NUM				1	SLT TM [H]				SLOT TIME (LOW)								06														
CDT SRC	CDT F			CRS SRC	CRS F			PAD	BT STF	CRS 16	NCRC INS	TONO CRS	MAN CH/ NRZ	BC DIS	PRM	08															
1	1	1	1	1	1	1	1	MIN FRM LEN								0A															
IAR 1								IAR 0								0C															
IAR 3								IAR 2								0E															
IAR 5								IAR 4								10															
RCNT COL	0	TX OK	0	0	LST CRS	LST CTS	URN	TX DEF	SQET	MAX COL	0	COLL NUM				12															
TXCRCR 1								TXCRCR 0								14															
TXCRCR 3								TXCRCR 2								16															
RXCRCR 1								RXCRCR 0								18															
RXCRCR 3								RXCRCR 2								1A															
TEMPR 1								TEMPR 0								1C															
TEMPR 3								TEMPR 2								1E															
TEMPR 5								TEMPR 4								20															
1	0	RX OK	1	CRS ERR	ALN ERR	0	OVRN	SHRT FRM	NO EOP	1	1	1	1	1	1	1	22														
HASHR 1								HASHR 0								24															
HASHR 3								HASHR 2								26															
HASHR 5								HASHR 4								28															
HASHR 7								HASHR 6								2A															
LNK OK	XCVR PRB	ET OPN	ET SRT	X												2C															
1	1	1	1	1	1	X												2E													
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	30														

230814-33

Figure 2-20. The DUMP Area

LAN COMPONENTS USER'S MANUAL



230814-34

Figure 2-20. The DUMP Area (Continued)

LAN COMPONENTS USER'S MANUAL

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
CUR CB ADR																64
SCB ADR																68
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6A
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6C
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6E
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	70
FIFO LIM 0																76
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	78
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7A
SAV BF END OF RDL AL LOC 0 0 0 RU SUS RQ 0 0 0 0																7E
0	0	0	RU SUS FD	0	0	0	0	0	ABRT IN PRG	END OF CBL	CU SUS RQ	0	0	0	0	80
CX	FR	CNA	RNR	0	1	0	RU IDL	RU RDY	PU NRSRC	RU SUS	0	0	0	0	0	82
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																86
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																88
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																8A
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																8C
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																8E
0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0																90
BUF ADR PTR (HIGH)																
BUF ADR PRT (LOW)																92
RCV DMA BC																94

230814-35

Figure 2-20. The DUMP Area (Continued)



## LAN COMPONENTS USER'S MANUAL

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	BR + BUF								ADR + H									
	0	0	0	0	0	0	0	0	RCV DMA ADR H								96	
	RCV DMA ADR L																98	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9A	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9C	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9E	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A0	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A2	
	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	SRDY/ ARBY	A4
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A6	
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A8	

230814-36

**Figure 2-20. The DUMP Area (Continued)**

**CUR-RBD-ADR:** Current Receive Buffer Descriptor Address. Similar to LA-RBD-ADR, but points to Nth Receive Buffer Descriptor.

**CUR-RB-EBC:** Current Receive Buffer Empty Byte Count. Let N be the currently used Receive Buffer. Then CUR-RB-EBC indicates the Empty part of the buffer, i.e. the ACT-COUNT of buffer N is given by the difference between its SIZE and the CUR-RB-EBC.

**NXT-FD-ADR:** Next Frame Descriptor Address. Define N as the last Receive Frame Descriptor with bits C = 1 and B = 0, then NXT-FD-ADR is the address of N+2 Receive Frame Descriptor (with B = C = 0) and is equal to the LINK-ADDRESS field in N+1 Receive Frame Descriptor.

**CUR-FD-ADR:** Current Frame Descriptor Address. Similar to next NXT-FD-ADR but refers to N1 Receive Frame Descriptor (with B = 1, C = 0).

Bytes 54H to 55H: Temporary register.

**NXT-TB-CNT:** Next Transmit Buffer Count. Let N be the last transmitted buffer of the TRANSMIT command executed recently, the NXT-TB-CNT is the ACT-COUNT field in the Nth Transmit Buffer Descriptor.

**EOF** - Corresponds to the EOF bit of the Nth Transmit Buffer Descriptor. EOF = 1 indicates that the last buffer accessed by the 82586 during Transmit was the last Transmit Buffer in the data buffer chain associated with the Transmit Command.

**BUF-ADR:** Buffer Address. The BUF-PTR field in the DUMP-STATUS Command Block.

**NXT-TB-AD-L:** Next Transmit Buffer Address Low. Let N be the last Transmit Buffer in the transmit buffer chain of the TRANSMIT Command performed recently, then NXT-TB-AD-L are the two least significant bytes of the Nth buffer address.

**LA-TBD-ADR:** Look Ahead Transmit Buffer Descriptor Address. Let N be the last Transmit Buffer in the transmit buffer chain of the TRANSMIT Command performed recently, then LA-TBD-ADR is the NEXT-BD-ADDRESS field of the Nth Buffer Descriptor.

**NXT-TBD-ADR:** Next Transmit Buffer Descriptor Address. Similar in function to LA-TBD-ADR but related to Transmit Buffer Descriptor N-1. Actually, it is the address of Transmit Buffer Descriptor N.

Bytes 60H, 61H: This is a copy of the 2nd word in the DUMP-STATUS command presently executing.

**NXT-CB-ADR:** Next Command Block Address. The LINK-ADDRESS field in the DUMP Command Block presently executing. Points to the next command.

**CUR-CB-ADR:** Current Command Block Address. The address of the DUMP Command Block currently executing.

## LAN COMPONENTS USER'S MANUAL

SCB-ADR: Offset of the System Control Block (SCB).

Bytes 7EH, 7FH:

RU-SUS-RQ (Bit 4) - Receive Unit Suspend Request.

Bytes 80H, 81H:

CU-SUS-RQ (Bit 4) - Command Unit Suspend Request

END-OF-CBL (Bit 5) - End of Command Block List. If '1' indicates that DUMP-STATUS is the last command in the command chain.

ABRT-IN-PROG (Bit 6) - Command Unit Abort Request.

RU-SUS-FD (Bit 12) - Receive Unit Suspend Frame Descriptor Bit. Assume N is the Receive Frame Descriptor used recently, then RU-SUS-FD is equivalent to the S bit of N + 1 Receive Frame Descriptor.

Bytes 82H, 83H:

RU-SUS (Bit 4) - Receive Unit in SUSPENDED state.

RU-NRSRC (Bit 5) - Receive Unit in NO RESOURCES state.

RU-RDY (Bit 6) - Receive Unit in READY state.

RU-IDL (Bit 7) - Receive Unit in IDLE state.

RNR (Bit 12) - RNR Interrupt In Service bit.

CNA (Bit 13) - CNA Interrupt In Service bit.

FR (Bit 14) - FR Interrupt In Service bit.

CX (Bit 15) - CX Interrupt In Service bit.

Bytes 90H to 93H:

BUF-ADR-PTR - Buffer pointer is the absolute address of the bytes following the DUMP Command block.

Bytes 94H to 95H:

RCV-DMA-BC - Receive DMA Byte Count. This field contains number of bytes to be transferred during the next Receive DMA operation. The value depends on AL-LOCation configuration bit.

1) If AL-LOCation = 0 then RCV-DMA-BC = (2 times ADDR-LEN plus 2) if the next Receive Frame Descriptor has already been fetched.

2) If AL-LOCation = 1 then it contains the size of the next Receive Buffer.

BR + BUF-PTR + 96H - Sum of Base Address plus BUF-PTR field and 96H.

RCV-DMA-ADR - Receive DMA absolute Address. This is the next RCV-DMA start address. The value depends on AL-LOCation configuration bit.

1) If AL-LOCation = 0, then RCV-DMA-ADR is the Destination Address field located in the next Receive Frame Descriptor.

2) If AL-LOCation = 1, then RCV-DMA-ADR is the next Receive Data Buffer Address.

The following notes apply to all the information of the dump area:

1) The listed pointers are meaningful only if the 82586 has completed the prefetch.

2) All Transmit Pointers refer to the last executed TRANSMIT Command.

3) The Receive Pointers are meaningful only if they exist, namely a frame was received into the existing memory structure.

4) The following nomenclature has been used in the DUMP table:

0 - The 82586 writes zero in this location.

1 - The 82586 writes one in this location.

X - The 82586 writes zero or one in this location.

///- The 82586 copies this location from the corresponding position in the memory structure.

### DETAILED OPERATION OF DUMP COMMAND

Configuration parameters and contents of other registers are transferred from the Channel Interfaced Module via RCV-FIFO by Receive Unit to memory.

The Command Unit performs the following sequence:

1) Starts Action Command.

2) Writes DUMP command byte to TX-FIFO.

3) Waits for completion of DUMP.

4) Prepares STATUS word with C = 1, B = 0, OK = 1.

5) Completes Action Command.

The Receive Unit performs the following sequence.

1) Writes the word with the FIFO-Threshold configuration field to memory.

2) For all data written by the Channel Interface Module to RCV-FIFO: Reads 2 bytes from FIFO, assembles them into a word and writes it to the next location in memory buffer.

3) Writes 64 CU and RU registers to the remaining space in memory buffer.

4) Notifies CU that DUMP completed.

The Channel Interface Module passes 46 bytes of internal registers to RU and notifies CU on completion.

### NOTE:

This is the only Action Command involving the RU.

### 2.8.9 Diagnose

The DIAGNOSE Command triggers an internal self test procedure of backoff related register and counters.

#### DIAGNOSE COMMAND FORMAT

The DIAGNOSE command includes the following:

STATUS word (written by 82586):

- C (Bit 15) - Command completed (see section 2.8.1)
- B (Bit 14) - Busy executing command
- OK (Bit 13) - Error free completion
- FAIL (Bit 11) - Indicates that the self test procedure failed

COMMAND word:

- EL (Bit 15) - End of command list
- S (Bit 14) - Suspend after completion
- I (Bit 13) - Interrupt after completion
- CMD (Bits 0-2) - DIAGNOSE = 7

LINK OFFSET: Address of next Command Block

#### OPERATION DETAILS OF DIAGNOSE COMMAND

CU triggers the self test procedure of the Channel Interface Module. It performs the following sequence:

- 1) Starts Action Command.
- 2) Writes DIAGNOSE command byte to TX-FIFO.
- 3) Waits for command completion.
- 4) If diagnose succeeded, then prepares STATUS word with C = 1, B = 0, OK = 1, FAIL = 0; otherwise, prepares STATUS word with C = 1, B = 0, OK = 0, FAIL = 1.
- 5) Completes Action Command.

The Channel Interface Module performs the self test procedure in two phases: Phase 1 tests the counters and Phase 2 tests the trigger logic.

During Phase 1, Free Run, Exponential Backoff Timeout, Slot Time and Collision Counters are checked.

The test is performed in the following steps:

- 1) All counters are RESET simultaneously.
- 2) Start counting.
- 3) Stop counting when the Free Run Counter (10 bits), and Exponential Backoff Counter (10 bits), wrap from 'All Ones' to 'All Zeros.' Simultaneously, the Slot Time counter switches from 0111111111 to 1000000000, and the collision counter (4 bits) wraps from 'All Ones' to 'All Zeros.'
- 4) Phase 1 is successful if the 10 least significant bits (when applicable), of all four counters are 'all zeros.'

During Phase 2, the test is performed in the following steps:

- 1) Reset Exponential Backoff Shift Register, and all counters.
- 2) Temporarily configure internally, Exponential Backoff logic according to the following:  
 SLOT-TIME = 0BH  
 LIN-PRIO = 02H  
 EXP-PRIO = 01H  
 BOF-MET = 00H

- 3) Emulate internally, transmission and collision.
- 4) If the most significant bit of Exponential Backoff Shift Register is 0, then go to step 3.
- 5) Check Mask Logic output for being 'All Ones' (Free Run Counter is 'All Ones' at this point and Exponential Backoff Shift Register is also 'All Ones').

If Step 5 is successful, then a 'Passed' status is returned otherwise, 'Failed' status is returned.




Figure 2-21. The DIAGNOSE Command Block

## 2.9 FRAME RECEPTION

Section 2.7 described how the user can control frame reception. This section presents the details of receiving and storing frames in memory.

### 2.9.1 Receive Frame Area (RFA)

The Receive Frame Area, RFA, is prepared by the host CPU. The 82586 places data into the RFA as frames are received. The RFA consists of a list of Receive Frame Descriptors (FD), each of which is associated with a frame. The RFA-OFFSET field of the SCB points to the first FD of the chain; the last FD is identified by the End of List flag (EL). See Figure 2-22.

In general, the incoming frame length is unknown beforehand. Rather than allocating buffers with a length greater than the largest expected frame, the 82586 makes it possible to store frames in a sequence of small buffers, which are chained into complete frames. Buff-

ers are chained via Receive Buffer Descriptors (RBD), which point to a single buffer.

Refer to section 5.3 for setting the minimum buffer size.

### 2.9.2 Frame Descriptor (FD) Format

The FD (see Figure 2-23) includes the following fields:

STATUS word (written by the 82586):

- C (Bit 15) - Completed storing a frame.
- B (Bit 14) - The 82586 knows about this FD and is ready to use it.
- OK (Bit 13) - Frame received successfully. If this bit is set, then all others will be reset; if it is reset, then the other bits will indicate the nature of the error.
- S11 (Bit 11) - The received frame experienced a CRC error.




Figure 2-22. The Receive Frame Area

## LAN COMPONENTS USER'S MANUAL

- S10 (Bit 10) - The received frame experienced an alignment error.
- S9 (Bit 9) - The RU ran out of resources during reception of this frame.
- S8 (Bit 8) - RCV-DMA overrun.
- S7 (Bit 7) - The received frame had fewer bytes than configured Minimum Frame Length.
- S6 (Bit 6) - No EOF flag detected (only when configured to Bitstuffing).

RBD-OFFSET (initially prepared by the CPU and later may be updated by the 82586): Address of the first RBD that represents the Information Field. RBD-OFFSET = 0FFFFH means there is no Information Field.

DESTINATION ADDRESS (written by the 82586): Contains Destination Address of received frame. The length in bytes is determined by the Address Length configuration parameter.


SOURCE ADDRESS (written by the 82586): Contains Source Address of received frame. Its length is the same as DESTINATION ADDRESS.

**COMMAND word:**

- EL (Bit 15) - The last FD on the list.
- S (Bit 14) - The RU should be suspended after receiving this frame.

LENGTH FIELD (written by the 82586): Contains the 2 byte Length Field of the received frame.

LINK OFFSET: Address of the next FD on the list.



**Figure 2-23. The Frame Descriptor (FD) Format**

### 2.9.3 Receive Buffer Descriptor Format

The Receive Buffer Descriptor (RBD) holds information about a buffer; size and location, and the means for chaining RBDs (forward pointer and end-of-frame indication).

The Receive Buffer Descriptor contains the following fields:

STATUS word (written by the 82586):

EOF (Bit 15) - Last buffer holding the received frame.

F (Bit 14) - ACT COUNT field is valid.

ACT COUNT (Bits 0-13) - Number of bytes in the buffer that are actually occupied.

NEXT RBD OFFSET (written by the CPU): Address of the next BD in the list of BDs.

BUFFER ADDRESS (written by the CPU): 24-bit absolute address of buffer.

EL/SIZE (written by the CPU):

EL (Bit 15) - Last RBD in the list.

SIZE (Bits 0-13) - number of bytes the buffer is capable of holding.

### 2.9.4 Initial Structure of the Receive Frame Area

To enable the 82586 to receive frames, the host CPU must setup the following structure:

- The RFA OFFSET word in SCB should point to the first FD on the list.

- The LINK OFFSET of each FD in the list should point to the next FD.
- The EL bit in the last FD should be set.
- The RBD OFFSET of the first FD in the list should point to the first RBD in the RBD list. The RBD OFFSET in the remaining FDs must be 0FFFFH; it will be later loaded by the 82586 with the address offset of the first RBD assigned to the frame (unless the No Resources state is reached).
- The NEXT RBD OFFSET of each RBD in the list should point to the next one.
- The EL bit in the last RBD should be set.
- The BUFFER ADDRESS and SIZE fields in each BD should indicate the location and available space in a buffer.

Refer to section 5.3 for setting the minimum buffer size.

### 2.9.5 Detailed Operation of Receiving a Frame

The Channel Interface Module selects the frames destined for the 82586 according to the Destination Address of the frames passing on the link. A frame is selected if it is at least 6 bytes long and its address matches the Individual Address or Multicast Address or Broadcast Address. It transfers the selected frames, with their status, to the RCV-FIFO. RCV-DMA transfers the frames from the RCV-FIFO to memory under control of the Receive Unit.

For every frame, the RU sets up a FD and RBDs in memory. The loading of each buffer is done by RCV-DMA in parallel with prefetching the next buffer by RU. After completing frame reception, the RU closes the last RBD and the FD, and sets up the structure for receiving the next frame.




Figure 2-24. The Receive Buffer Descriptor (RBD) Format

## SETUP NEXT FD

The RU performs the following sequence to setup a FD:

- 1) Writes a word with B = 1, and the remaining bits set to zero, to STATUS word of the next FD.
- 2) If AL-Location configuration parameter is zero, initiates RCV-DMA with the address of the first byte of the DESTINATION ADDRESS and a byte count of twice the Address Length configuration plus two.
- 3) Saves the address of the next FD in the current FD.
- 4) Reads COMMAND word of the current FD and saves EL and S bits internally.
- 5) Reads LINK OFFSET word of FD and saves it in the address of NEXT FD.
- 6) If a buffer has been prefetched, writes the offset part of its address to the RBD-OFFSET field of the current FD.
- 7) If a buffer is not available, reads the RBD OFFSET word from the current FD and saves it in the Look Ahead RBD address. If it is all ones, sets internal END-OF-LAST-BUFFER flag.
- 8) If AL-Location is one, forces a RCV-DMA completion.
- 9) Goes to the buffer prefetch/transfer cycle.

## BUFFER PREFETCH/TRANSFER CYCLE

The RU prefetches a buffer according to the Look Ahead BD address. It also maintains two internal flags for beginning and end of a cycle.

- 1) If a buffer is already full, writes F = 1 and current size to STATUS word of current BD.
- 2) Saves address of next RBD in current RBD and address of the Look Ahead RBD in next RBD. Saves Next Size in current size.
- 3) If END-OF-LAST-BUFFER is set, go to 7.
- 4) Reads RBD-OFFSET from Next BD and saves it in Look Ahead BD address.
- 5) Reads 24-bit BUFFER ADDRESS from Next BD and saves it internally.
- 6) Reads EL SIZE word from Next BD and saves it in internal EL bit and Next size.
- 7) Waits for completion of RCV-DMA.
- 8) IF END OF LAST BUFFER is set, starts discard incoming frame and quits.

- 9) Initiates RCV-DMA with Next Buffer Address and Next Size as byte count.
- 10) If the EL bit is set, sets END-OF-LAST-BUFFER.
- 11) Repeats the cycle.

## CLOSE FRAME

When the RU reads an End of Frame from RCV-FIFO (indicating the end of a received or discarded frame), it performs the following sequence to close the frame:

- 1) Reads the status (2 bytes) from RCV-FIFO and saves it internally.
- 2) If the RU is not in the READY state, it goes straight to Completion of Reception sequence.
- 3) If the frame status indicates that there is an error (including short frame) and the Save Bad Frame configuration parameter is zero, or ADDRESS and LENGTH fields in FD are not full, it reuses the FD; Backs up Current FD to Next FD, discards pointer to the current RBD, and goes straight to step 9.
- 4) If the frame included only ADDRESS and LENGTH fields (i.e. no buffers used) writes 'all ones' to BD-OFFSET of Current FD.
- 5) If the frame filled at least part of a buffer, writes to STATUS word of the current RBD: EOF = 1, F = 1, and actual byte count.
- 6) If the RU ran out of resources during reception of this frame, writes to STATUS word of Current FD: C = 1, B = 0, OK = 0, S9 = 1, and the remaining bits from the Receive-Byte-Machine.
- 7) If the RU did not run out of resources, write to STATUS word of current FD: C = 1, B = 0, and the remaining bits from the Receive-Byte-Machine.
- 8) Requests FR interrupt.
- 9) If there was no RU-START-REQUEST or RU-SUSPEND-REQUEST or S bit and the RU did not run out of resources, it sets up a new FD (see section 2.10.2).
- 10) Goes to complete reception of frame.

## COMPLETION OF RECEPTION

Reception completion occurs when the RU encounters an end of frame (after closing it) regardless of its state (i.e. also when discarding a frame). The decision on how to proceed is determined by the following: EL bit, S bit, RU-START-REQUEST, RU-SUSPEND-REQUEST and whether the RU ran out of buffer descriptors.

The following sequence is performed by the RU at Reception completion:

- 1) If the RU ran out of buffers or Frame Descriptors during current frame reception, then: change state to NO-RESOURCES, request an RNR interrupt, clear RU-SUSPEND-REQUEST and (internal) S bit, and start discarding.
- 2) If the received frame was longer than the Minimum Frame Length, update all four statistics registers (see details in section 2.8.6). Note that the RSCERRS statistics register is updated if the RU is in the NO-RESOURCES state or if it ran out of buffers during this frame.
- 3) If the S bit of current frame or RU-SUSPEND-REQUEST is set and RU-START-REQUEST is not, then: if the RU is in the READY state, request an RNR interrupt, and change state to SUSPENDED.
- 4) If RU-START-REQUEST is set and the S bit not, then: change the RU state to READY and perform Setup new FD.
- 5) If the RU-START-REQUEST is set and also S bit is set, perform Setup new FD and change state to SUSPENDED.
- 6) If the RU state is different from READY, start discarding.
- 7) If the RU is in the READY state or just exited it, then perform the following:
  - a) Set respective INTERRUPT-IS flags.
  - b) Deactivate hardware Interrupt signal.
  - c) Clear interrupt request flags.
  - d) Update SCB STATUS word according to the new state and INTERRUPT-IS flags.
  - e) Activate hardware Interrupt signal.

If a command is being executed by the serial machine (e.g. Configure, IA Set-up, Dump, etc.) it will ignore incoming frames during command execution. Thus, frames can be lost during this time. Conversely, if a frame is being received, the serial machine will wait until the entire frame has been received before the command is executed. Section 2.10.5 describes simultaneous Transmit and Receive operation.

### OPERATION OF RECEIVE-BYTE MACHINE DURING RECEPTION

For every frame that arrives from the Receive-Bit-Machine (after it strips the Preamble and detects the SFD field) the Receive-Byte-Machine decides, according to the Destination Address, whether to accept the frame (see section 2.12). If the frame is accepted, the Receive-Byte-Machine transfers the Destination Address, Source Address, Length Field and Data field to RCV-FIFO. If it is not accepted, nothing enters RCV-FIFO. If RCV-FIFO overruns, the Receive-Byte-Machine keeps overwriting the input buffer of RCV-FIFO (with-

out affecting the bytes that are already in RCV-FIFO). As soon as space is available, new bytes enter RCV-FIFO. The Receive-Bit-Machine strips the CRC and Padding (if applicable) and prepares the STATUS word with bits indicating: occurrence of any error, CRC or alignment error, DMA overrun, frame too short, or absence of EL flag (in Bitstuffing). The Receive-Byte-Machine enters the STATUS word in two consecutive bytes to the RCV-FIFO.

## 2.10 BUS INTERFACE

The 82586 can operate on the host CPU local bus as a bus master with shared status lines. Since status lines are in common, all local bus resources (Clock Generator, 8288 Bus Controller, Address Latches and Data Transceivers) can be shared by the CPU and the 82586. To facilitate minimum component count designs, the 82586 bus interface has been optimized for use with an 80186 16-bit microprocessor. The 82586 also interfaces to the 8086/88 and other processors. Dual port memory configurations can be used to minimize the impact of 82586 bus bandwidth requirements on system performance.

When operating in Maximum Mode (MN/MX pin strapped to logic zero) pins  $\overline{S0}$  and  $\overline{S1}$  are connected to the 8288 bus controller, which in turn generates all control signals for the system interface. In this case, the full address range of 16 megabytes is available.

In Minimum Mode (MN/MX pin strapped to logic one), the 82586 generates ALE,  $\overline{DEN}$ ,  $\overline{DT/R}$ ,  $\overline{RD}$  and  $\overline{WR}$  signals. An address space of 4 megabytes is available.

The system bus is acquired and released using HOLD/HLDA protocol directly interfaced to the 80186. External hardware can be used to convert HOLD/HLDA to RQ/GT protocol suitable for interfacing to the 8086 CPU.

When interfacing to a 16-bit bus, data is multiplexed with the 16 lower address pins. Examples of this mode are systems with 8086, 80186, 80286 or other 16-bit microprocessors. On an 8-bit data bus, data is multiplexed with the 8 lower address pins. Examples of this mode are systems with 8080/8085, 8088 or other 8-bit microprocessors.

All bus timing and loading specifications are consistent with those of the 80186 system. Bus timing and loading specifications are given in the 82586 Data Sheet.

The 82586 CLK signal input must receive MOS level inputs. The 82586 can operate with an 80186 or a 8086-1 using an 8 MHz 50% Duty Cycle clock (full performance), or with a 5 MHz 8086 using a 5 MHz 30% Duty Cycle clock (reduced performance).



### 2.10.1 Memory Addressing and Organization

The 82586 addresses memory as a linear sequence of 16 megabytes. It establishes transfers as 16-bit words when it is used with an 8086/80186/80286 or as 8-bit bytes using an 8088 or other 8-bit processors.

As a Master Peripheral with the 8088, the 82586 treats memory as a single bank (D7-D0) of 1M 8-bit bytes addressed by address lines A19-A0. Address lines A23-A20 are not used, BHE is strapped HIGH.

When operating with the 8086/80186, the 82586 treats memory as a high bank (D15-D8) and a low bank (D7-D0) of 512K 8-bit words addressed in parallel by A19-A1. The 82586 performs Reading/Writing from/to full word locations only. The BHE line is always LOW. Word transfers are restricted to even addressing, although the 82586 does not enforce pin A0 to LOW. When attempting to write to an odd location (i.e. when an odd buffer address is set), the odd address will be output to the address lines, but a full word will be output to the data lines, in which the low byte will be undefined. The manner in which line A0 being HIGH is treated is system dependent. The data words flow through pins D15-D0.

The Chart below summarizes the operation of BHE and A0 signals:

BHE	A0
0	0 whole word
0	1 system dependent
1	0 lower byte to/from even address
1	1 upper byte to/from odd address

When operating with the 80286, the full 16 megabyte address space is available. It has the same characteristics and restrictions as the 8086/80186.

The 82586 accesses all control information from a segmented memory structure. The 16-bit pointers residing in the various structures are used as an offset to a 24-bit base location. Hence, all FD, RBD, CB, TBD, SCB structures must reside in 64K byte boundaries. Data buffers may reside anywhere in address space, and are directly addressed as a 24-bit address.

### 2.10.2 Bus Operation

Each memory transfer cycle consists of at least four CLK cycles. These are referred to as t1, t2, t3 and t4. The address is generated by the 82586 beginning at t1, and data transfer occurs on the bus during t2 through t3. In the event that a READY indication is not received from the addressed memory, WAIT states (tW) are inserted between t3 and t4. Each inserted WAIT state has the same duration as a CLK cycle.

The 82586 outputs status ( $\overline{S1}$  and  $\overline{S0}$ ) to provide type-of-memory-cycle information to the 8288 Bus Controller in Maximum Mode or in Multibus Configuration. The 8288 generates memory read and write commands, and issues control signals to the address buffers and data transceivers. The 82586 provides  $\overline{RD}$ ,  $\overline{WR}$  and ALE signals for memory transfers in Minimum Mode. A multi-master system bus can be constructed using the 8289 Bus Arbiter. The key arbiter inputs are the same as for the 8288: local status lines  $\overline{S1}$  and  $\overline{S0}$ .

Operation of the 82586 is structured so that all command, status and data flow is via memory. Therefore, the S2 status line of the 8086 and 80186 families is not required and is not provided by the 82586. With the exception of SCP, which is always read from location 0FFFFFF6H, there are no transfers to/from a fixed address system resources (I/O memory).

#### READ

The read cycle begins at t1 by generating the address. The memory read command signal (MRDC from the 8288) is asserted at t2. This command causes the addressed device to enable its data bus drivers onto the system bus. Some time later, valid data will drive the READY line HIGH. The data will be sampled by the 82586 at t4. If the READY line is still LOW in t3, then tW cycles are inserted between t3 and t4 until the READY line goes HIGH. When the MRDC signal returns to the HIGH level, the addressed device will again tri-state its data bus drivers. If a transceiver (8286/8287) is required to buffer the local bus, the direction (DT/R) and enable (DEN) controls are provided by the 8288 Bus Controller (or from the 82586).

#### WRITE

A write cycle begins by generating the address during t1. At t2 the processor generates data to be written. This data remains valid until the middle of t4. During t2, t3 and tW, the advanced memory write command (AMWTC) from the 8288 is asserted, while the normal memory write command (MWTC) is asserted during t3 and tW only. MWTC is used by older memories requiring valid data prior to the write command.

#### SYNCHRONIZATION WITH LOWER SPEED MEMORIES

The 82586 uses the standard READY mechanism to work with memories having long access times.

As bus state t3 is reached, the READY signal is tested. While the READY signal is LOW, wait states (tW), are added and all control signals are stretched accordingly. While in wait states, (tW), the READY signal is tested at every clock cycle. The first time that READY is found to be HIGH, state t4 is entered, finishing the bus cycle.

In a synchronous environment, the user is able to guarantee setup and hold times for the READY signal related to the system clock. Synchronous READY input is chosen and the number of wait states is predictable.

For asynchronous environments, the user is not required to provide precise setup and hold times for the READY signal. A high speed resolution circuit synchronizes the asynchronous READY input internally to the 82586. Setup and hold times for the asynchronous READY input are not required for correct operation but for recognition at a certain clock. The number of wait states is therefore not always predictable.

Synchronous READY input is sampled by the 82586 at the beginning of t3. Setup and hold time requirements refer to the falling edge of the CLK when entering t3 state.

Asynchronous READY input is synchronized by the 82586 in the middle of t2. Setup and hold times refer to the rising edge of the CLK while in state t2.

In Minimum Mode, the 82586 has one input READY pin, SRDY/ARDY. This pin is software programmable to work as either synchronous or asynchronous. Upon RESET, the 82586 automatically defaults to asynchronous mode. The CONFIGURE command is used to program the circuitry to synchronous or asynchronous READY.

In Maximum Mode the SRDY/ARDY pin behaves exactly as in Minimum Mode. In addition, the READY pin provides an alternate synchronous READY connection. Internally, the 82586 performs a logic OR function, between the SRDY/ARDY pin and the READY pin.

### 2.10.3 Bus Acquisition

The system bus is acquired and released by means of the HOLD/HLDA protocol.

When the 82586 needs the bus, it activates the Hold signal. Upon receiving the HLDA, it initiates bus transfers. At the end of bus transfers, it relinquishes the bus by deactivating the HOLD and, subsequently, the host takes away the HLDA.

Figure 2-25A shows the number of clocks the 82586 requires after getting an HLDA before it starts a bus transfer.

The 82586 does not hold the bus unless it is doing memory transfers, with one exception. At the end of a received frame, the 82586 starts post-frame processing, which includes posting Status for the recently received frame and getting ready for the next frame to be received. All these processes have to be completed such that Interframe Spacing requirements (9.6  $\mu$ s for IEEE 802.3) are met. To be able to do that, the 82586 may hold the bus for 173 clock periods (Typical value for AL-LOC = 0, SAV-BF = 0). The chip, however, does not really use the bus for entire 173 clock periods for post-frame processing. About 66 of the 173 clock periods are not used (no Read or Write operations). The chip simply holds the bus for 173 clock periods in anticipation of the next frame which may come in after the IFS time (9.6  $\mu$ s) in the worst case (see Figure 2-25). If the RU finds that the next frame is not coming in immediately, then the 82586 will release the bus after 173 clock periods. If the next frame is coming in, the chip will hold the bus even longer and transfer the first part of the next frame into memory. In this case, receive data DMA will be interleaved with receive control DMA. The system design must not interpret post-frame processing as a fault condition.

The CPU can force the 82586 off the bus by removing HLDA. The 82586 will complete the current bus transfer and will relinquish the bus within a maximum of four clock cycles in Word mode or eight clock cycles in Byte mode, see Figure 2-26. However, if the 82586 still has some pending transactions, the Hold will be activated again after 1 clock cycle (minimum hold drop time is 1 clock cycle).

### READY TIMEOUT

The 82586 Ready input is sampled during DMA operations. If a system error (e.g. RAM error) causes the Ready to not be returned to the 82586, the 82586 will indefinitely hold on to the bus. A removal of HLDA will not make the 82586 release the bus under these conditions (typically, the 82586 gives up the bus within 3 clock cycles of HLDA going inactive). The system designer must incorporate some external logic to detect the 'Ready Absence' condition and reset the 82586 in such an event. In addition, the CPU must initiate some recovery procedures (e.g. RAM test) to isolate the problem and follow up with remedial procedures.




Figure 2-25. Receive End of Frame Processing




Figure 2-25A. HOLD/HLDA: Bus Transfer Timing




Figure 2-26A. 82586 Byte Mode Bus Relinquish Timing




Figure 2-26B. 82586 Word Mode Bus Relinquish Timing

**DETAILS OF THE HOLD/HLDA PROTOCOL**

The state diagram of Figure 2-27 defines the states and excitations of the bus acquisition protocol.

**STATES:**

**NO BUS REQUEST:** The 82586 is not requesting the bus via HOLD, because Internal Bus Request (IBRQ) is not pending, or when the IBRQ arrived, HLDA level was HIGH.

**BUS REQUESTED:** The 82586 has issued HOLD (bus request). HLDA is LOW, i.e. bus was not yet granted.

**BUS MASTER/TRANSFERS PERFORMED:** The 82586 owns the bus and performs transfers.

**BUS MASTER/NO TRANSFERS PERFORMED:** The 82586 owns the bus, but does not use it for transfers. This is used by the 82586 to lock the bus for a few system clock cycles for READ/MODIFY/WRITE operations, or when the 82586 knows that it will need the bus soon (e.g. when buffer switching occurs).

**EXCITATIONS:**

**RESET:** Software or Hardware Reset initializes the machine.

**IBRQ:** Internal Bus Request. Any internal demand to perform bus transfers on the bus: Receive or Transmit DMA, CU or RU.

**STD:** Special state different from t1, t2, t3, tW and t4, for which the 82586 masters the bus, but no transfers are performed (ALE, RD, WR are inactive in Minimum Mode or S0, S1 are inactive in Maximum Mode).

**SPT4:** State prior to t4. May be t3 for zero wait states or the last tW for any number of wait states.

**BM:** Configured to 8-bit bus width.

**MA0:** Memorized A0. A0 was true during the last t1 (Odd-Address bus cycle).

The following algorithm is followed regarding bus acquisition.

- 1) RESET sets the 82586 to the NO BUS REQUEST state.
- 2) The internal bus request raises HOLD output and switches the state to BUS REQUESTED. HLDA input, being LOW, enables this switch of state. The reason for this condition is to differentiate HLDA being HIGH as a result of the previous bus cycle from newly generated HOLD acknowledge.
- 3) Appearance of HLDA sets the state to BUS MASTER/TRANSFERS PERFORMED. The bus is acquired and read/write operations are started.




Figure 2-27. The HOLD/HLDA Handshake

- 4) Prior to entering bus state t4, the 82586 evaluates the next action: If HLDA input is active and there are pending internal bus requests, the state remains **BUS MASTER/TRANSFERS PERFORMED**. Back to back bus cycles result. If HLDA is deactivated or no more internal bus requests are present, the 82586 switches to **NO BUS REQUEST** state.
- 5) State **BUS MASTER/NO TRANSFERS PERFORMED** is entered for all cases that no internal bus request exists but performance considerations require holding the bus until the request shows up.

The transactions involved in bus acquisition and release imply overhead resulting in losing system clocks due to signal propagation delays and sample time requirements. For many short DMA bursts, up to 5 clocks are lost due to this switching. On the other hand, long DMA bursts imply that bus masters, other than 82586, may experience long delays in bus acquisition. Thus, an optimal FIFO-Threshold setting exists.

The 82586 provides a means for choosing the optimal setting required by the user's application, using the FIFO-Threshold configuration parameter. See section 5.2 for guidelines for setting the FIFO-Threshold.

### 2.10.4 FIFO-Threshold Mechanism

The on-chip Receive and Transmit FIFOs provide buffering between the serial channel and system bus. On the system side, data is written into the Transmit FIFO or read from the Receive FIFO, using the 82586 DMA data channels. The Transmit DMA bursts fill the Transmit FIFO at the bus data rate. The 82586 Channel Interface Module pulls bytes of data from the Transmit FIFO and transmits to the link at the serial bit rate. The Receive FIFO operates analogously, filled by the Channel Interface Module and emptied by bursts for Receive DMA channel.

### TRANSMIT FIFO OPERATION

Starting from an empty Transmit FIFO, the transmit DMA starts reading memory locations, and pushing bytes into Transmit FIFO. The Channel Interface Module starts transmitting on the link, pulling bytes from the Transmit FIFO, at the serial bit rate. Because the data system (byte) rate is faster than the serial's, the Transmit FIFO will eventually become full. At this point, the DMA burst stops.

Meanwhile, the Channel Interface Module continues to transmit, thus emptying the FIFO. When the number of bytes in the Transmit FIFO equals the configured FIFO-Threshold, the system bus is requested for a new DMA burst. If the bus is not acquired fast enough, the Transmit FIFO will be emptied by the Channel Interface Module and a Transmit FIFO underrun occurs. The optimal value for the FIFO-Threshold is such that it guarantees bus acquisition before underrunning the FIFO, and at the same time provides the longest possible burst.

When the bus is acquired, the new Transmit DMA burst continues until the FIFO is full. This mechanism can be viewed as an hysteresis process, with the upper bound Transmit FIFO full and the lower bound the programmed FIFO-Threshold.

### RECEIVE FIFO OPERATION

At the beginning of frame reception, the Channel Interface Module writes into the Receive FIFO.

When the number of bytes in FIFO equals 15 minus FIFO-Threshold, the system bus is requested. This mechanism allows for a delay in bus acquisition equal to the number of empty bytes left in the Receive FIFO. If the bus is not acquired in time, a receive overrun occurs. The system bus is released when the Receive FIFO is emptied by the Receive DMA. Further acquisition of the bus starts when the Receive FIFO contains a number of bytes equal to 15 minus FIFO-Threshold. The mechanism is analogous to the Transmit FIFO.

#### NOTE:

In the case of a Receive FIFO overrun, the Channel Interface Module keeps overwriting the input buffer to the FIFO, and the bytes get lost. A special status will indicate this condition.

## 2.10.5 Bus Cycle Interleaving

The 82586 has four independent on-chip DMA channels:

- Receive DMA channel. Used for writing received frames to memory.
- Transmit DMA channel. Used for reading transmit frames from memory.
- CU input/output channel, used for CU read and write operations.
- RU input/output channel, used for RU read and write operations.

Receive and Transmit DMA channels operate in bursts controlled by the FIFO-Threshold mechanism. The CU and RU channels initiate single read or write operations as dictated by CU and RU activities. CU related activities are: CU Initialization, SCB processing including

CA acceptance and SCB status update, CB execution, TBD prefetch. RU related activities are: CA acceptance, SCB status update, FD setup, RBD prefetch, end of receive frame processing. In the case that two or more channels require the system bus simultaneously, an arbitration mechanism located in the bus interface unit allocates the channels and determines priority between various requests.

### TRANSMIT PROCESS

During Transmit operation, the CU prefetches the next Transmit Buffer Descriptor while the current data buffer is being read by the Transmit DMA channel. In order to minimize disturbances to the data rate, and to avoid a Transmit FIFO underrun, any two CU operations are separated by at least two data reads (if requested).

### RECEIVE PROCESS

During reception, the RU prefetches the next Receive Buffer Descriptor while the current data buffer is being written by the Receive DMA channel. As in the case of transmit, any two RU operations are separated by at least two data writes. This rule minimizes disturbances to the data rate and helps to avoid Receive FIFO overruns.

### SIMULTANEOUS RECEIVE AND TRANSMIT OPERATION

There are two cases where Transmit and Receive DMA channels work simultaneously.

In Internal/External Loopback configuration, both channels operate simultaneously, on an equal priority basis. Furthermore, CU or RU memory cycles are also interleaved with the same priority as Transmit and Receive. Effectively, if three sources compete for the bus, they operate on an interleaved basis.

The second case of simultaneous Transmit and Receive occurs when the receive frame arrives while the CU is setting up a transmission. The Transmit process continues simultaneously with Receive until the Transmit FIFO fills. As in Loopback, Transmit and Receive DMA priorities are equal. As soon as the receive frame ends, Transmit resumes operation.

The 82586 will interleave command related operations with receive related operations according to the rules described below.

- Control transfers (interaction with the System Control Block, Command Blocks, Receive Frame Descriptors and Buffer Descriptors) and data transfers (interaction with Data Buffers) are interleaved re-

ardless whether the transfers pertain to command or received operations. Two data transfers are executed for each control transfer.

- Data transfers to command and receive operations occur concurrently, on an alternating basis (one transfer in each direction).
- Control transfers related to receive operations have priority over command operations. In other words, command control transfers are suspended or delayed for as long as necessary to complete pending receive control transfers.
- Receive data transfers, command data transfers, and control transfers can occur concurrently. There will be one data transfer in each direction of each control transfer.

Consider the following example. Assume the 82586 is in the process of receiving a frame. The CPU wants to have a frame transmitted and activates Channel Attention.

While writing the received frame into system memory, the 82586 will concurrently read the appropriate command control information (SCB, Command Block, and TBD). If the 82586 needs to execute receive control transfers (beginning-of-frame processing, buffer look-ahead, end-of-frame processing), it delays command control transfers. Two receive data transfers are executed for each (receive or command) control transfer.

When all control transfers related to the transmit command are completed, the 82586 will begin executing transmit data transfers. One transmit data transfer will be executed for each receive data transfer, a transmit data transfer and a receive control transfer (not necessarily in that sequence). Transmit data transfers will stop when the Transmit FIFO is filled up.

### HOLDING THE BUS

In special cases, the 82586 does not release the bus, even though no specific reads or writes are executed. The purpose of this operation is to avoid bus acquisition and release dead times if several input/output operations are required. Another reason is to guarantee 82586 performance in critical timing cases.

The 82586 holds the bus in the following cases:

- RBD Prefetch. The bus is not released between two consecutive bus accesses to minimize prefetch time. This is important since minimum buffer length is strongly dependent on the time it takes the 82586 to prefetch a RBD.
- TBD Prefetch. Analogous to RBD Prefetch.
- Receive End of Frame Processing. The bus is not released throughout this process to ensure only one bus request.

- Transmit or Receive Buffer Switching. To minimize the danger of Transmit FIFO underruns or Receive FIFO overruns.

### 2.10.6 CPU/82586 (CA/INT) Handshake

The INT pin is used to notify the CPU about one or more of the following events:

- A Command Block with its 'T' bit set was executed (CX interrupt).
- A frame was received (FR interrupt).
- The CU became Not Active (CNA interrupt).
- The RU became Not Ready (RNR interrupt).

#### 82586 INTERRUPT REQUEST SEQUENCE

Once an event requiring an interrupt has occurred, the following sequence is performed by the 82586:

- 1) INT pin is set to its low level (inactive).
- 2) The status word in SCB is written, denoting the source of the interrupt (CX, FR, CNA or RNR interrupt), together with the states of the CU and RU.
- 3) INT pin is raised (set to active).

#### 82586 RESPONSE TO CA

The CU is responsible for control command acceptance, following the trailing edge on CA input. The CU will first finish all its higher priority activities and only then accept the control commands.

Higher priority CU activities that delay CA acceptance are:

- a. Transmit Buffer Descriptor prefetch
- b. Transmit buffer switching
- c. Current Command Block completion

The 82586 will accept a CA prior to the setup of the next CB in the CBL.

The CU recognizes an RU control command and notifies the RU. The RU will first finish all its higher priority activities, and only then accept the control command.

Higher priority RU activities that delay CA acceptance are:

- a. Receive Buffer Descriptor prefetch
- b. Receive buffer switching
- c. Receive end of frame processing

Only after the CU and RU have accepted the control command, the SCB command word is cleared. At that time, the CPU may issue the next CA to the 82586.

Internally to the 82586, the CA trailing edge is detected and latched. Prior to reading the SCB control command, the 82586 clears the latch. A new CA, given to the 82586 before the SCB command word is cleared, may be lost due to its being cleared before serviced. The user must refrain from such violations.

Upon detecting a falling edge on its CA input, the 82586 performs the CA acceptance sequence, as follows:

- 1) Determine which interrupt requests were acknowledged by the CPU. For each of them, clear the corresponding interrupt request bit in SCB status word.
- 2) Perform the control command acceptance procedure.
- 3) The INT pin is set LOW.
- 4) Write the SCB status word indicating the unacknowledged interrupt requests, and newly generated interrupt requests, together with CU and RU states.
- 5) If any interrupt request bit is active, set the INT pin to HIGH.

The 82586 does not wait for reception or transmission to end in order to process a CA. The SCB related operations will be carried out on an interleaved basis with the transmission or reception process.

## 2.11 NETWORK INTERFACE HARDWARE

The Network interface supports bit encoding, carrier sense, collision detection, link acquisition, and loop-back.

### NOTE:

**The 82586 Receive-Byte-Machine and Receive-Bit-Machine are clocked by the Transmit Clock. Thus the Transmit Clock must be constantly applied to the 82586.**

### 2.11.1 Encoding/Decoding

The 82586 receives an externally generated Transmit clock at the transmission bit rate. Data is transmitted in either NRZ (binary) or Manchester encoded form, depending on the chip configuration.

Due to the semi-static nature of the 82586's internal circuits, the Transmit clock HIGH time should not be longer than 1000 nanoseconds. Manchester encoded data requires 50% clock duty cycle. Therefore, when the 82586 is configured to perform Manchester encoding, the Transmit Clock frequency must be between 0.5 MHz and 10 MHz.

In the case of NRZ encoded data, Transmit Clock frequency can be from 100 KHz to 10 MHz, with the

same limitation of the clock HIGH time as the Manchester encoded data. When Transmit data is idling, the TXD pin is held HIGH (logic '1').

The 82586 accepts an external Receive Clock,  $\overline{RXC}$ , that strobes the incoming Receive Data signal, RXD.

The Manchester/ $\overline{NRZ}$  configuration parameter does not apply to the Receive data. The 82586 requires NRZ Receive data. Manchester data decoding is accomplished externally (the 82501 chip for IEEE 802.3). The Receive Clock can be presented to the 82586 in two ways:

- all the time
- only during the Receive frame

In the case of Receive Clock only during Receive frame, the  $\overline{RXC}$  pin should be held inactive when no Receive frame exists.

Receive Clock frequencies can be from 100 KHz to 10 MHz with HIGH time not longer than 1000 nanoseconds.

### 2.11.2 Carrier Sense

Carrier Sense is an indication of activity on the link, i.e. a signal from a transmitting station has reached this station. The 82586 can be configured to either accept it externally, or generate Carrier Sense internally (for Serial Interface Devices that generate Receive clock only during actual reception). The internally generated Carrier Sense occurs when the Receive Clock is present.

When transmitting, 82586 behavior related to Carrier Sense is as follows:

- When ready to transmit, and if Carrier Sense is active, the 82586 defers.
- When  $\overline{CRS}$  goes inactive ( $\overline{CRS}$  is synchronized to the transmit clock), the 82586 sets its Interframe Spacing (IFS) timer.
- When the IFS timer expires, the 82586 initiates its transmission regardless of the state of  $\overline{CRS}$ .
- The 82586 will abort transmission if  $\overline{CRS}$  goes inactive anytime after it transmits the preamble. An override option is available.

When receiving, the 82586's behavior related to  $\overline{CRS}$  is as follows:

- The 82586 starts the IFS timer when  $\overline{CRS}$  goes inactive. The receiver is insensitive to external signals during the time-out.
- Carrier Sense being active any time other than during the IFS time causes the 82586 to sample its Receive Data input at a rate determined by the Receive Clock.

- When receiving, the 82586 samples the data on the falling edge of the Receive Clock after  $\overline{\text{CRS}}$  becomes active.


Carrier Sense signal going active edge can be asynchronous to both Receive and Transmit Clocks.

The 82586 requires five bit times from the instant the  $\overline{\text{CRS}}$  pin goes active to achieve internal synchronization with the received bit stream. The sixth bit is the first bit sampled as data. In the End of Carrier frame delimiting method, the 82586 hunts for the SFD field (10101011). Conversely, if two consecutive '0' bits are detected before the SFD field, the frame is aborted.

To have a clean frame closure,  $\overline{\text{CRS}}$  signal going inactive edge should be synchronized to Receive Clock.


Carrier Sense can be configured to undergo filtering to ignore negative going glitches. The filter is programmable to a number of bit times (0–7) that must be exceeded before the signal is considered valid. To be classified as a glitch, the glitch must meet set-up and hold times.  $\overline{\text{CRS}}$  is synchronized to the Transmit Clock.

Figure 2-28A shows a negative going glitch on  $\overline{\text{CRS}}$ . If the glitch lasts shorter than the filter setting, it will be filtered, and the IFS timer will not start on the rising edge of  $\overline{\text{CRS}}$ .



**Figure 2-28A. The CRS Filter Stops Negative Going Glitches: the IFS Timer Does Not Become Active**

Figure 2-28B shows a positive going pulse, which will not be filtered. At point 1, the  $\overline{\text{CRS}}$  inactive will initiate the IFS timer and the 82586 will not respond to external signals for the IFS period. See section 2.12.3.



**Figure 2-28B. The CRS Filter Passes Positive Going Glitches: the IFS Timer Becomes Active at Point 1**

Positive going  $\overline{\text{CRS}}$  glitches cause the 82586 back off timer to start; the 82586 will not respond to any external signal for the IFS period.

### 2.11.3 Collision Detection

Collision detection is usually done external to the 82586, typically by the Transceiver. An internal filtering mechanism prevents acceptance of a Collision Detection signal shorter than a configurable number of  $\text{TCLK}$  units (from 0 to 7).

The 82586 only looks for collision detect while actively transmitting, i.e. the first bit of the preamble has been transmitted. The collision is synchronized and recognized internally within a maximum of 4 Transmit Clock times after collision detection pin goes active.

The 82586 can be configured to cease transmission upon active Carrier Sense, instead of Collision Detect. This capability is called Internal Collision Detect. Internal Collision Detect is useful in two cases:

- 1) In conjunction with a class of transceiver that generates a Receive Data signal equal to the difference between the signal carried by the channel and the transmitted signal.
- 2) For point-to-point interconnection without using collision sensing transceivers. For example, collision detection could be realized by ANDing the  $\overline{\text{RTS}}$  signal of each 82586, the result then tied to  $\overline{\text{CRS}}$  of each 82586.

### SQE TEST

Some transceivers (IEEE 802.3 compatible) generate the SignalQualityError Test, SQE TEST, (or 'heart beat') signal after the completion of each transmission to indicate proper operation of the collision detection circuitry. The SQE TEST signal is issued on the Collision Detect line, and is a 10 MHz signal,  $10 \pm 5$  bit times in length. The 82586 checks the Collision Detect line for the SQE TEST for the duration of an Inter-frame Spacing after completion of transmission. The status of the next transmitted frame reports on the presence or absence of the SQE TEST. The SQE TEST mechanism is only meaningful if the 82586 is configured to external collision detect.

See section 2.12.3.

### 2.11.4 Serial Link Acquisition

The handshake between the 82586 and the Ethernet Serial Interface during transmission is accomplished with 'Request-to-Send' (RTS) and 'Clear-to-Send' (CTS) signals. RTS provides a means for turning on the Ethernet Serial Interface prior to actually sending bits. CTS is the means by which the Ethernet Serial Interface confirms that it is ready. It is also an external means for implementing a watchdog timer.



When the 82586 is ready to place bits on the serial link and  $\overline{\text{CRS}}$  is inactive, it asserts  $\overline{\text{RTS}}$  and awaits  $\overline{\text{CTS}}$ . Actual transmission starts within 1 transmit clock time after  $\overline{\text{CTS}}$  rises. If it loses  $\overline{\text{CTS}}$  prior to end of frame, transmission is aborted and error status is raised. An Ethernet Serial Interface that does not require this handshake may ground  $\overline{\text{CTS}}$  (Intel 82501). The 82586 deactivates  $\overline{\text{RTS}}$  after transmission is completed.

The 82586 can operate with Serial Interface Devices that either do or do not return Carrier Sense during transmission. The 82586 must be configured to one of the two cases. If configured to expect Carrier Sense, then transmission will stop if Carrier Sense goes inactive (and after the preamble). If configured to transmit on no  $\overline{\text{CRS}}$ , then the 82586 is indifferent to Carrier Sense going inactive.

## 2.11.5 Loopback

The Loopback Modes are called by setting the respective configuration bits.

If both bits are set, Internal Loopback Mode is valid, and overrides External Loopback. In Internal Loopback Mode, the 82586 is logically disconnected from the Serial Interface Unit, therefore, the 82586 does not monitor link activity. The 82586 connects the Transmit Data to the Receive Data Signal, and Transmit Clock to the Receive Clock. To avoid FIFO overruns and underruns, bit processing is performed at one quarter  $\overline{\text{TXC}}$  frequency. The 82586 divides the Transmit Clock internally. The Receive Bit machine is clocked by  $\overline{\text{TXC}}$ . During Internal Loopback, NRZ data Encoding Mode is used regardless of the data encoding configuration bit. There is no limit to the number of data bytes looped back.

Ethernet Serial Interface and Transceiver diagnostics may be performed by configuring the 82586 to External Loopback. External Loopback Mode is performed at full link speed. Therefore, to avoid receive overruns, the frame length should be limited to a value that is a function of several parameters such as link speed, Preamble length and transceiver cable length. A frame of 18 bytes, including address type and CRC bytes, is guaranteed by chip design, not to cause overrun. See section 2.12.5.

In external loopback the 82586 can receive a frame from another station provided the 82586 detects carrier before it starts executing the Transmit command associated with loopback. The 82586 behaves as in the normal case of a pending transmit while a frame is being received.

The 82586 will only be able to receive a frame transmitted to itself (i.e. destination address = source address, or set to Promiscuous mode) in the loopback mode.

Address Checking and Minimum Frame Size Checking are always performed by the 82586, even in loopback mode.

The Intel 82501, Ethernet Serial Interface, has a Loopback ( $\overline{\text{LPBCK}}$ ) pin which if activated disconnects the 82501 from the Transceiver Link and transmitted data is fed back to the 82586. This mode enables diagnosing the 82501 without the Transceiver.

## 2.11.6 Interframe Spacing Timer

At the end of a transmission the Interframe Spacing Timer is triggered by the later of two events:

- a. The last bit has been transmitted, or
- b. Carrier has dropped.

This rule applies regardless of whether the entire frame was transmitted or the transmission was aborted due to a collision and the jam sent. In the latter case, the 82586 is sensitive to other stations not having completed their transmissions even after the 82586 has completed its jam; the 82586 defers until the channel goes 'not busy' and then sets the IFS timer.

This rule applies whether or not the 82586 is configured to expect carrier sense while transmitting; also, whether or not it is configured for internal collision detection as discussed in section 2.11.3.

## 2.12 CONFIGURATION PARAMETERS

The 82586 provides a high degree of flexibility via programmable parameters. This section summarizes the configuration parameters that may be modified (using the CONFIGURE command). Refer to section 2.8.4 for a summary of default settings.

### 2.12.1 Framing Parameters

#### PREAMBLE LENGTH (2 BITS)

Determines the length, in bytes, of the Preamble (including the SFD field).

00	2 bytes
01	4 bytes
10	8 bytes
11	16 bytes

For IEEE 802.3, these bits should be programmed to 10B (8 bytes). Preamble lengths other than 64 bits may

be tailored to particular networks. The preamble length is determined by the worst-case number of transceivers a frame passes before it reaches the destination.

## ADDRESS LENGTH (3 BITS)

Determines the length, in bytes, of the address referred to by the 82586. This parameter applies to Individual, Source, Destination, Multicast, or Broadcast Addresses. An address length of 7 is treated as zero.

### NOTE:

The Individual Address is set using the IA-SETUP command. Multicast addresses are set using the MC-SETUP command.

## BROADCAST DISABLE (1 BIT)

Disables reception of frames with a Broadcast destination address or multicast addresses of 'all ones.' The Promiscuous Mode setting overrides the Broadcast disable.

- 0 Broadcast enabled
- 1 Broadcast disabled

## CRC-16/CRC-32 (1 BIT)

Specifies which CRC polynomial is used for CRC generation and checking.

- 0 32-bit Autodin - II CRC
- 1 16-bit CCITT CRC

The 32-bit Autodin-II polynomial is  $X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$ .

The 16-bit CCITT polynomial is  $X^{16} + X^{12} + X^5 + 1$ .

## NO CRC INSERTION (1 BIT)

Specifies whether or not the CRC is inserted after the information field during transmission. This capability allows CRC generation external to the 82586, enabling the user to verify the CRC checking mechanism during reception. The 82586 always checks for a valid CRC (CRC check cannot be disabled).

- 0 CRC is inserted
- 1 CRC is not inserted

## BITSTUFFING/EOC (1 BIT)

Specifies the frame delineation method.

- 0 End of Carrier Framing (IEEE 802.3 compatible)
- 1 Bitstuffing Framing (HDLC like)

In the bitstuffing mode, the 82586 checks for the entire HDLC flag pattern (01111110), 7EH, before accepting it as a valid flag. Only one flag is allowed following the preamble bits. Two consecutive flags will be interpreted as a beginning and a closing flag to the 82586, i.e. a frame with no data.

The Bitstuffing/Flag technique offers high reliability, especially for networks susceptible to line ringing.

## PADDING (1 BIT)

If padding is set, those frames shorter than the Slot Time will be padded with HDLC flags to the shortest frame that is longer than Slot Time (during transmission). Valid for Bitstuffing only. In End of Carrier framing, padding must be provided by user software.

- 0 Frame not padded
- 1 Frame padded (only in Bitstuffing)

## MIN-FRAME-LENGTH (8 BITS)

Specifies the minimum frame size, in bytes. No frame that is shorter than the minimum will be accepted by the 82586. The 82586 does not accumulate statistics on short frames, and discards them if not configured to Save Bad Frames. NOTE: apart from this mechanism, there are other limitations on the minimum frame length:

First, frames that are shorter than 6 bytes (even in Save Bad Frame Mode, Promiscuous Mode, Address Length of Zero) are discarded. No status is reported on such received frames.

Second, for  $AL-LOC = 0$  (when Address Control Location implies data separated from control), also frames shorter than  $2 \times ADDR-LEN + 2$  (not including the Frame Check Sequence) are discarded.

For the IEEE 802.3 specification, this parameter should be set to 64. Transmission time of the 64 bytes ensure collision detection.

In slower or short topology networks, a shorter minimum frame size may be desirable to reduce channel overhead.

## 2.12.2 Link Management Parameters

### INTERFRAME SPACING (8 BITS)

Specifies the time period (in TCLK units) that the 82586 must defer after detecting that Carrier Sense is inactive. The minimum value is 32, any value less than that defaults to 32.

**SLOT TIME (11 BITS)**

Specifies Slot Time for the Network (in TCLK units). Zero is interpreted as 2048. This value is used in calculating Backoff and Linear Priority delays. It must be longer than the maximum round trip time of a frame in the network plus jam time.

For IEEE 802.3, Slot Time should be set at 200H corresponding to 51.2  $\mu$ s. However, it may be programmed to any number between 1 and 211.

The user may change the Slot Time to optimize the network to specific application environments. For many applications, like serial backplanes, this number will be significantly smaller than for IEEE 802.3. Setting the number to 7FFH allows the 82586 to operate over distances 8 times longer than specified in the IEEE 802.3 specification.

**NUMBER OF RETRIES (4 BITS)**

Specifies the maximum number of transmission retries (after a collision) that the 82586 performs before transmission is aborted by the 82586.

**LINEAR PRIORITY (3 BITS)**

Specifies the number of Slot Times periods the 82586 waits after Interframe Spacing or Backoff, before enabling transmission. A high number indicates low priority. Stations configured to zero, the highest priority, is equivalent to IEEE 802.3.

**ACCELERATED CONTENTION RESOLUTION, ACR (3 BITS)**

This parameter is added to the exponential number from which the random number is drawn for Backoff. In essence, ACR increases the range of random numbers to quickly resolve the case of stations contending for access to the network.

Specifically, let:

- ACR - be the ACR priority number
- N - be the number of collisions
- r - be the random number multiplier of the slot time. r is a random number between 0 and 2 exp (min. [N + ACR, 10]).

ACR = 0, is equivalent to the IEEE 802.3 exponential backoff delay.

**EXPONENTIAL BACKOFF METHOD (1 BIT)**

This parameter determines when to start the back off time out:

- 0 Immediately after jamming or concurrent with Interframe Spacing. According to the IEEE 802.3 specification.
- 1 After deferring period expires (short topology).

This capability prevents inefficiencies and throughput loss in short topology or low data rate networks where the Interframe Spacing time may be longer than the slot time.

If the IEEE 802.3 backoff algorithm were applied to short topology networks where slot time is much smaller than Interframe Spacing, the 82586 would retry over and over again until the sum of the slot times exceeded the Interframe Spacing time, these retries would waste channel bandwidth. See Figure 2-29.

Linear Priority and Accelerated Contention Resolution can be combined in the short topology network environment. See Figure 2-30.




Figure 2-29A. IEEE 802.3 Retry Algorithm, Slot Time (ST) Greater Than IFS

**2.12.3 Serial Interface Parameters**

**MANCHESTER/NRZ (1 BIT)**

Specifies the bit encoding scheme used during transmission.

- 0 NRZ encoding (binary)
- 1 Manchester encoding




Figure 2-29B. Exponential Back Off, Slot Time (ST) Less Than IFS

In the Manchester mode the 82586 requires external Receive clock recovery logic from the Receive data.

**INTERNAL CRS (1 BIT)**

Specifies whether Carrier Sense is generated internally or externally. External Carrier Sense is fed through the  $\overline{\text{CRS}}$  pin. If set, presence of the Receive clock is interpreted as Carrier Sense active. Absence of the Receive clock means Carrier Sense inactive. This capability is useful in point-to-point transceiverless networks. See section 2.11.2.

- 0 External
- 1 Internal

**CRS-FILTER (3 BITS)**

Specifies the required width of the Carrier Sense signal (in TCLK units), before it is recognized as active. Carrier Sense deactivation is recognized immediately, i.e. only negative going glitches are filtered. This capability is useful in noisy cable environments. See section 2.11.2.

**INTERNAL CDT (1 BIT)**

Determines whether Collision Detect is generated internally or externally. External Collision Detect is fed through the CDT pin. Internal Collision Detect interprets presence of Carrier Sense during transmission as a collision. If internal Carrier Sense is used with internal Collision Detect, presence of the Receive clock during transmission will be interpreted as a collision.

- 0 External Collision Detect
- 1 Internal Collision Detect

See section 2.11.3.




Figure 2-30. Combined Linear Priority and Accelerated Contention Resolution Using Alternate Backoff Method

**CDT-FILTER (3 BITS)**

Specifies the required width of the external Collision Detect signal (in TCLK units), before the 82586 recognizes that a collision occurred. Only negative going glitches are filtered.

**TRANSMIT ON NO CRS (1 BIT)**

Determines whether transmission, even if no Carrier Sense is returned from the Transceiver, is allowed. This option is used with Transceivers that do not return Carrier Sense during transmission.

- 0 Stop transmission if Carrier Sense drops
- 1 Transmit on no Carrier Sense

**2.12.4 Host Interface Parameters**

**FIFO-THRESHOLD (4 BITS)**

Specifies the point in the FIFO at which the 82586 requests the bus to transfer data to/from its internal FIFO from/to memory.

The FIFO limit is dependent upon the worst-case time from bus request to bus grant and serial channel and system clock rates. See sections 2.10.4 and 5.2.

**SRDY/ $\overline{\text{ARDY}}$  (1 BIT)**

Selects between Synchronous and Asynchronous Ready function of the SRDY/ $\overline{\text{ARDY}}$  pin (active HI). If Asynchronous Ready is selected (SRDY/ $\overline{\text{ARDY}}$  bit = 0), the SRDY/ $\overline{\text{ARDY}}$  signal is synchronized internally by the 82586. If Synchronous Ready is selected (SRDY/ $\overline{\text{ARDY}}$  bit = 1), the SRDY/ $\overline{\text{ARDY}}$  signal is assumed to have been synchronized externally.

When using internal synchronization of the ready signal, one wait state may be added to each cycle, thus reducing the performance at most by 20%. Full performance systems must implement external ready synchronization. In that case, the SRDY/ARDY bit will be set to one and the external Ready signal will be connected to the SRDY/ARDY input pin.

- 0 Asynchronous Ready
- 1 Synchronous Ready

## SAVE BAD FRAME (1 BIT)

Determines whether erroneous frames (CRC error, Alignment error, etc.) are to be discarded or saved. Erroneous frames are those where the OK bit in the Frame Descriptor status field is equal to zero. All frames are saved regardless of length.

In Save Bad Frame mode, the Frame Descriptor, as well as the Receive Buffer Descriptors and Receive Buffers are NOT reused for the next frame. In the complementary mode, all the descriptors and buffers used for bad frames will be reused, thus, not leaving any information about the lost frame except for updating the SCB statistical tallies.

- 0 Discard erroneous frames
- 1 Save erroneous frames

## ADDRESS/LENGTH FIELD LOCATION (1 BIT)

Specifies the location of the Address and Length fields in the memory structures, and whether the Source Address is inserted during transmission.

- 0 Address and Length Fields are located in consecutive bytes in the Frame Descriptor. Source address is inserted by the 82586 during transmission.
- 1 The whole frame is located in the data buffers. Source Address is not inserted by the 82586.

This capability is useful in address/control schemes that the 82586 cannot manipulate. It is also helpful for diagnostics.

## 2.12.5 Network Management Parameters

### INTERNAL LOOPBACK (1 BIT)

Specifies whether frames are internally looped back or not.

- 0 No internal loopback
- 1 Internal loopback

When set, the 82586 disconnects itself from the serial wire and logically connects TXD to RXD and  $\overline{TXC}$  to  $\overline{RXC}$ .  $\overline{TXC}$  must still be supplied by the user. Internally,  $\overline{TXC}$  is divided by 4. This slows down the serial bit rate sufficiently to enable 82586 operation in full duplex. This will alter the effective values of all configure command parameters that are defined in terms of  $\overline{TXC}$ . Note that this is purely Internal Loopback capability. The INT-Loopback bit overrides the EXT-Loopback, i.e. having an INT-Loopback bit set, at the same time with EXT-Loopback, causes the 82586 to operate in Internal Loopback Mode. See section 2.11.5.

### EXTERNAL LOOPBACK (1 BIT)

- 0 No external loopback
- 1 External loopback

The 82586 will receive and transmit simultaneously, at full rate, a frame limited to 18 bytes (including the Frame Check Sequence). This allows checking of external hardware as well as the serial link to the transceiver. For IEEE 802.3 transceivers, since the transmitted data is fed back via the receive pair, practically nothing has to be done to perform External Loopback. For other transceiver types, the user is responsible for external transmit-receive interconnection. See section 2.11.5.

#### NOTE:

Internal Loopback bit overrides External Loopback bit.

### PROMISCUOUS MODE (1 BIT)

Determines whether or not the 82586 accepts all frames regardless of their Destination Address.

- 0 Normal address filtering
- 1 Promiscuous mode

When Promiscuous mode is set, the optional broadcast disable is overridden.

## 2.13 INTERNAL ARCHITECTURE

The 82586 is divided into three functional modules: Host Interface Module, Channel Interface Module, and FIFO Module. The Host Interface Module communicates with the host CPU and shared memory via the Bus Interface. It performs direct memory access, buffer chaining, and interpretation of high level commands.

The Channel Interface Module communicates with the Network via the Network Interface. It performs network related activities: framing, link management, address filtering, data encoding, and network management.

The two units inter-communicate via the FIFO Module that consists of two 16-byte FIFOs.

A block diagram of the 82586 is shown in Figure 2-31. The three modules are separated by dashed lines.

### 2.13.1 The Host Interface Module

The Host Interface Module appears on the right side of Figure 2-31. It consists of separate units for data, address, and control interfacing to the local bus, all under control of two micro-sequencers (for executing commands and receiving frames, respectively), a micro-instruction ROM, an Arithmetic Logic Unit, and a register file.

Communication between units of the Host Interface Module is by means of an internal 16-bit bus (P-bus), controlled by the two micro-sequencers: the Command and Receive Units. Both sequencers operate on micro-instructions from a common ROM; each is dedicated to a separate class of tasks, and has its own program counter and stack. Only one of them can run at any given moment.

The Command Unit fetches commands from shared memory space, and controls other units of the Host Interface Module as necessary for executing the commands. It also receives status signals, processes them, and updates shared memory as required. The Command Unit controls the DMA machine, loads starting pointers and byte counts for DMA transfers, triggers the start of transfers, and aborts them if necessary. It uses the Arithmetic Logic Unit (ALU) as needed. Its

commands are sent to the Channel Interface Module via the Transmit FIFO. The Command Unit responds to the Channel Attention (CA) signal from the host CPU, and manages the initialization process.

The Receive Unit fetches, from shared memory, information defining buffer availability, size, and location, and controls data transfer to the buffers. In executing these tasks, it performs similar functions as described above for the Command Unit, with the exception of initialization and response to Channel Attention.

The Micro-Instruction ROM supplies micro-program to the Command and Receive Units. It contains a thousand words, 20-bit long. The Arithmetic Logic Unit is used by the micro sequencer to perform simple arithmetic and logical operations. The Register File consists of twenty four 16-bit registers, plus an additional 48 flags. The Register File makes up an internal data storage facility for the Micro-Machine.

The DMA Unit is a memory address generator which operates on starting addresses and byte counts supplied by the Micro-sequencers to transfer information between the 82586 and shared memory. The unit is composed of four channels. Two channels are designed for block transfers, one each for transmission and reception; each of these includes a 14-bit byte counter and a




Figure 2-31. Block Diagram of the 82586

24-bit absolute address register. The remaining two channels are for single word transfers, one for each of the micro sequencers; each includes a 16-bit address offset register. The two channels share a common 24-bit base address register.

The sixteen lower order lines of the generated addresses are multiplexed with the data lines in Word mode.

All control signals between the 82586 and the local bus are generated or received by the Bus Interface Unit (BIU). The BIU also handles the CA line, used by the host CPU for the 82586 attention calls, and the INT line, for the 82586 to request the attention of the host. CLK is a clock supplied by the host, and is used for all Host Interface Module and FIFOs timing. Signals that control the local bus are also defined in terms of CLK. These signals are optimized for the iAPX 186, 8086, and 8088 bus.

The Data Interface Unit is a switching matrix which routes data and status signals to the appropriate destinations by interconnecting input and output as required. Command data are routed from the P-bus to the Transmit FIFO; transmit and receive status signals are sent from the Receive FIFO to the external bus; and data to be transmitted are routed from the external bus to the Transmit FIFO. Note that the two FIFOs are 8 bits wide, while the P-bus width is 16 bits. Data packing and unpacking are performed in the Data Interface Unit as required.

### 2.13.2 The Channel Interface Module

This is the second portion of the 82586, shown on the left side in Figure 2-31. It contains separate units that perform transmission and reception over the Network Interface.

The Transmission logic is composed of three units: Transmit Byte Machine, Transmit Bit Machine and Carrier Sense/Collision Detect Logic. The Transmit Byte Machine interprets commands from the Transmit FIFO, executes them, and generates appropriate status signals, which are returned through the Receive FIFO.

During transmission, the Transmit-Byte-Machine assembles data frames, calculates and appends the Frame Check Sequence, and passes the frames to the Transmit

Bit Machine. The latter converts the frame into a pulse train and transmits it to the Network Interface. The Transmit Bit Machine performs Bitstuffing (if configured to do so).

The Exponential Backoff timer implements Backoff, Defer, Wait and Priority algorithms and other 82586 timers.

The Receive logic consists of the Receive Byte Machine and Receive Bit Machine. When a frame is received from the Network, the Receive Bit Machine strips the Preamble and SFD Field from the frame, and determines the end of the received frame by the occurrence of either EOF flag or End of Carrier. If Bitstuffing is active, inserted zeros are deleted, and computes and verifies the CRC (Cyclic Redundancy Check).

The Receive-Byte-Machine checks the Destination Address of the received frame to determine if the Individual Address matches the Receiver's; for Multicast transmissions, it performs the hash filter function to determine whether the frame is directed to this Station.

Received data and status signals are relayed through the Receive FIFO to the Host Interface Module.

### 2.13.3 The FIFO Module

The 82586 contains two 16-byte FIFO storage arrays located between the Host Interface Module and the Channel Interface Module. One FIFO transfers data in the transmit direction and the other in the receive direction.

The FIFOs improve local bus utilization by virtue of temporary data storage on the way to or from the Network. For continuous transmission in the absence of the transmit FIFO, the local bus would have to be dedicated to frame transfer during the entire transmission and the host CPU would be unable to use the bus for other tasks. The FIFO allows the 82586 to relinquish the local bus for intermittent intervals during transmission. During these intervals data in the FIFO empties toward the Network, maintaining transmission until the bus returns to the 82586 control.

Similarly, the receive FIFO accumulates incoming bytes while the bus is otherwise occupied, reception continues without data loss.





---

# Programming the 82386

**3**

---



# CHAPTER 3 PROGRAMMING THE 82586

## 3.0 INTRODUCTION

The 82586 LAN Coprocessor handles most of the functions of the data link and physical link layers of the ISO Open Systems Interconnect model. It does this with a minimum amount of supervision by the host CPU and usually executes concurrently with the host CPU. The host CPU and the 82586 communicate through a set of shared memory control structures. The 82586 is a DMA master which allows it to operate on these control structures as needed to handle commands and manage its own buffers.

The asynchronous nature of data communications and the autonomous operation of the 82586 requires special attention to the CPU/82586 software interface. In order to simplify communication between the CPU and the 82586, a protocol has been defined that must be used by both units. This chapter discusses the algorithms that the CPU must use in communicating with 82586. Since the 82586 is expecting the CPU to follow these algorithms, the user must be sure that the CPU does so. Failure to follow the algorithms may result in system failure.

This chapter will discuss two basic issues. The first is how the 82586 can be placed into a variety of operating system environments. This topic is important because the 82586 is an intelligent peripheral component: a coprocessor. The second issue is the algorithms by which the host CPU controls the 82586, that is the details of device control. To properly use the 82586, the user must address both sets of issues.

## 3.1 FITTING THE 82586 INTO A SYSTEM

The first problem to be solved in using the 82586 is to define how the 82586 fits into the software environment of a host system. The 82586 is more powerful than most peripheral components and may present some unique problems fitting it into a system. The 82586 is more a coprocessor than it is a peripheral component and must be treated as such. The 82586 is a coprocessor primarily due to its buffer management capabilities as well as its ability to chain commands.

In order to understand how the 82586 might fit into a system it is helpful to consider a general model of how distributed systems software might be implemented, see Figure 3-1.

Figure 3-1 shows four distinct entities:

- 1) The 82586 itself

- 2) The 82586 handler

- 3) Upper Layer Communications Software (ULCS)

- 4) User application software.

The 82586 is simply the controller itself. Inputs from the host CPU include Commands, Command Blocks, FDs, and Receive buffers as well as Channel Attention signals. Outputs from the 82586 to the host include completed commands, received frames and interrupts.

The 82586 handler consists of software routines that actually control the 82586. These routines perform:

- Generating Channel Attentions to the 82586
- Receiving interrupts from the 82586
- Reading and writing the 82586 control structures
- Giving commands to the 82586 and determining when they are completed
- providing free (unused) buffers to the 82586 and determining when they have been filled.




Figure 3-1. Distributed System Software Model

The ULCS consists of software that provides network capability for user application software. The ULCS usually consists of Transport Layer (Layer Four of the OSI model) software that provides reliable, process to process delivery service. Such software is required in one form or another because the CSMA/CD protocols supported by the 82586 (such as Ethernet and IEEE 802.3) provide only datagram or 'best effort' box to box delivery service. The Transport layer provides enhanced communication services compared to datagram based data links. These services include process-to-process message delivery. This capability is useful since there are usually several sources, or sinks, of data at a single node. Also provided is guaranteed end-to-end message service. Transport ensures that data is not lost, duplicated, or delivered out of order. The ULCS interfaces to the 82586 handler when it wishes to transmit a frame or when the handler passes a received frame to it.

The User Application Software consists of software that uses the communications channel to perform tasks in a distributed manner. This software uses the ULCS to provide reliable communication path to other processes on the network. This software is usually not aware of the presence of the 82586.

The following sections address the problem of how the 82586 handler fits into a system. This problem involves two major areas of discussion. The first concerns the nature of the interface between the 82586 handler, the host operating system and the ULCS. That is, how does the 82586 handler fit into the operating system environment. Before the handler for the 82586 can be written, there should be clear model in mind for how it will fit into the system. The second major area concerns buffer management. That is, how buffers are allocated, utilized and moved between the two entities. Understanding these issues is the topic of the following sections.

## 3.2 THE 82586 HANDLER

There are basically two approaches for fitting the 82586 handler into an operating system. The first has the 82586 handler appear as a standard I/O driver. The second makes the 82586 a special type of device that bypasses normal I/O conventions. In the latter model, the 82586 handler would likely be integrated into the ULCS, see Figure 3-2.

The basic issue in the two approaches is to what extent will the 82586 be allowed to control the rest of the system, especially the communications software, in order to allow full use of its capabilities. If the 82586 must be fitted into existing structures, it is unlikely that its full power can be utilized. Alternatively, to extract the full benefits of the 82586, the designer will have to stretch the operating system to accommodate the 82586.




Figure 3-2. The 82586 Integrated Into ULCS

### 3.2.1 The 82586 Handler as a Standard Device Driver

Most modern operating systems have an I/O system that can be broken down into three parts (Figure 3-3). The first part consists of a standard interface used by all application programs. This interface is used by all types of devices ranging from disks to line printers. Its purpose is to make all devices look alike so that application programs can operate in a device independent manner. The second part consists of I/O service routines that handle particular types of devices. Usually two major types of devices are considered, structured devices such as disk or tape files and unstructured devices such as TTY drivers and line printers. The third part are the device drivers which are routines that actually manipulate the hardware such as the disk controller or USART.

Device driver interfaces are usually standardized within an operating system to allow varieties of devices to be used without rewriting any of the I/O service routines. The interface is usually fairly simple because its goal is to allow as many types of devices to be used as possible.

In this type of environment the 82586 handler would fit into the system as a device driver for an unstructured device. The user would issue commands to the 82586 via the standard I/O interface which would be relayed to its device driver (Figure 3-4). In such an environment the ULCS would exist as an application software routine using a standard interface to the 82586 handler.

There are a number of advantages using this approach. First, it may be the only way to fit the handler into the system. If the system has memory protection or virtual memory, being part of the I/O system may be the only




Figure 3-3. Common I/O System Structure.




Figure 3-4. The 82586 Handler as a Standard Device Driver

way the handler can get access to user memory or actual physical memory (rather than virtual memory). Second, there would be a reasonable degree of device independence. The ULCS could be written independent of the 82586 and so other data links could be inserted with minimum changes to the ULCS. Third, the 82586 handler would not have to reinvent the mechanisms already used by all device drivers, such as interrupt handling, buffer management or fault handling.

However, this approach is likely to prevent many of the high level function capabilities of the 82586 from being used. The standard I/O interface and the device driver interfaces are likely to prevent use of buffer and command block chaining. As noted above, these standard interfaces are usually fairly general, and especially at the device driver level, assume rather simple devices

(i.e. devices that perform one task at a time, do not manage their own memory and require constant attention from the CPU). In addition, the buffers that are passed across such interfaces are usually assumed to be one large contiguous block of memory. It could be fairly difficult trying to fit the 82586's linked list mechanisms into such a model. In some operating systems, only one command at a time can be issued across the interface. Often such an interface is not very good for asynchronous events (increased probability of losing frames). In addition, the performance across such an interface may be slow. Despite these problems, undoubtedly there are many systems in which this is the best approach. In such situations there are a number of mechanisms that allow many of the features of the 82586 to be used.

Looking first at command block handling, a common model of operation would be one in which an operating system command block with something like a WRITE command contained inside it would be passed to the device driver. There would also be a pointer in this command block to an area of memory containing data to be 'written' (a System I/O Buffer). The 82586 device driver could interpret this WRITE command as being a TRANSMIT command with the data being the message to be sent. Inside the device driver would be an 82586 Command Block (CB) and a Transmit Buffer Descriptor (TBD). When the driver receives the operating system request block it will set up its internal CB to the desired function and its TBD to point to the System I/O Buffer. The driver then gives the CB and TBD to the 82586 for execution. When the 82586 has completed processing, the Driver returns completed operating system command block back to the operating system. The internal CB and TBD are then freed.

There are a variety of variations on this technique but all are based upon an internal CB/TBD within the device driver being used to pass the command to the 82586. For example, one might consider passing the 82586 command block and message as part of the data to 'written'. In this case the contents of the provided 82586 Command Block would be copied to the internal CB and the TBD set up to the message part of the data. By having an internal CB and TBD the need for them to be in the same 64K byte segment as FDs, RBDs, and the SCB can be easily met.

Turning to receive handling there are a variety of options. The most simple approach is to reserve a FD, RBD, and single buffer (long enough to contain the biggest message that will be received) within the device driver. When the 82586 receives a frame, it fills the buffer and passes it back to the driver. The operating system would recover the frame by issuing a READ with a System I/O Buffer. The received frame would be copied into the System I/O Buffer and the operating system READ command returned. While very simple

this approach suffers from possible poor performance due to lost messages. Lost messages are caused by the single receive buffer within the device driver being freed only when the operating system posts a receive buffer. There is also the cost of doing the copy into the System I/O Buffer.

A variation on this technique that addresses the copy problem is to move the data directly into the System I/O Buffer by using the buffers supplied by the READ command. As in the command block case, internal FDs and RBDs would be used as control structures. With either approach a frame can get lost if the System I/O Buffer is not supplied with new buffers frequently.

An alternative approach is to reserve a circular list of FDs, RBDs within the device driver, see Figure 3-5. The 82586 places received frames into the buffers. When the operating system issues a READ command, the 82586 driver copies this information into the supplied System I/O Buffer. The device driver reclaims the old FD, RBD, and buffers.




Figure 3-5. 82586 Device Driver Using Circular Lists

The circular list is managed using a FIFO philosophy. Frames are always processed in the order they were received, and processed FDs and RBDs are replaced in order. The links among the FDs on the RDL and the RBDs on the FBL are never altered. The EL bit is used to mark the logical end of the list. The 82586 itself manages the linking FDs to RBDs as they are needed. If the 82586 runs out of FDs or RBDs, it enters the No Resources state. In order to know the logical beginning of the lists, the device driver will maintain a pointer to the 'first' free FD and RBD. As frames are received the driver will always know which FD is to be used next. As FDs and RBDs move from the empty to filled state, the pointers should be moved to the next FD and

RBD. Recovering FDs and RBDs simply involves changing the EL bit from one to zero on the previous FD and RBDs to the one being recovered.

This circular list approach takes better advantage of the 82586's capabilities in that the 82586 can receive frames asynchronously to the operating system reading them. Also, the 82586's buffer chaining capability can be used to obtain more efficient memory usage.

### 3.2.2 The 82586 Handler as a Special Driver

If the 82586 handler is treated as a standard device driver, device independence is maintained, but at the cost of performance. Performance is degraded for two reasons. First, copies of data must be made between the System I/O Buffer and the driver. Second, frames may be lost due to a lack of buffers. This suggests that if possible, another approach be found.

This other approach consists of moving the 82586 handler outside of the I/O system and be treated as a special kind of device. In this model, the 82586 handler would exist as a separate entity, most likely made part of the ULCS routines, see Figure 3-6. The only support required from the operating system would be interrupt handling. The ULCS would likely operate on linked buffer structures and perhaps be aware of the control structures of the 82586. The 82586 handler would still manipulate the control blocks given it by the ULCS and interface to the 82586, but operate much closer to the ULCS. In this environment more attention must be paid to the buffer management model used by the 82586 and the ULCS. The 82586 can operate with a variety of buffer models in this type of environment although there is one that can be considered its 'design model.' This model and several others will be discussed in the following section.

The 'Design' memory management model for the 82586 is shown in Figure 3-7. This model assumes an explicit Transport (and perhaps Network) Layer. Two pools of memory, one for Transmit (called the CB pool), and the other for Receive (called the RFA pool) contain various control blocks needed for 82586 operation. The CB pool contains CBs, TBDs, and transmit buffers. The RFA pool contains FDs, RBDs, and receiver buffers. Blocks do not move between pools. These data structures are 'owned' by the 82586 handler. Usually these pools are independent of the operating system's Free Space Manager (it is possible for them to be part of a system free space manager, but this will significantly increase overhead). Both pools are 'owned' by the 82586 handler or by the 82586 itself. The CB pool belongs to the handler while the RFA pool belongs to the 82586 itself. The RFA pool is basically the memory pool managed by the 82586 Receive Unit.




Figure 3-6. The 82586 Handler as Part of the Communications Software




Figure 3-7. 82586 Handler Memory Management Model

To transmit a Frame, the Transport Layer requests a buffer from the 82586 handler. This might be done by making a subroutine call to the handler. The handler returns a command block and enough buffers (with TBDs) from the CB pool to the Transport Layer. The Transport Layer will fill the buffer with some portion of the user message and initialize the CB to whatever values are required for the operation desired. The CB (and buffer) are then returned to the handler where it is given to the 82586. When the command is executed by the 82586, the handler will receive an interrupt and will reclaim the CB and TBD and places them back into the pool.

On the receive side, the RFA pool is managed by the 82586 itself. When a frame has been received, the 82586 interrupts the handler. The handler passes the FD, RBD(s), and receive buffer(s) to the receive side of the Transport Layer. The Transport Layer extracts what it needs, and returns the FD, RBD(s), and receive buffers(s) to the handler. The handler reclaims these structures and places them at the end of the Receive Frame Area managed by the 82586.

As noted above there are a variety of memory management models that the 82586 can operate with besides the 'design' model. Another model of interest eliminates the copy of data from user buffers into transmit data link buffers and from receive data link buffers to user buffers. One approach to eliminate copies of data is to eliminate the transmit buffers from the CB pool and only provide CBs and TBDs. The Transport Layer software then sets up pointers to header information and user data using the TBDs. On receive, the Transport Layer passes on the data link buffers to the user and returns only the FDs and RBDs (plus new receive buffers to replace those passed to the user).

This technique eliminates copies of data, it does have some problems. First, both transmit and receive buffers must be in 'fast' memory (that is, memory that can be accessed directly by the 82586 at a minimum of 1.25 Mbytes/sec.). Second, the Transport header may not be long enough to meet the minimum buffer size required for the 82586. On receive this problem manifests itself as to how to handle the transport header information; it cannot be passed up to the user. Third, care must be taken to ensure that the memory used in data link buffers is accessible by the user program. If user programs are restricted to only some memory areas, then the situation may arise in which the user program cannot access a received buffer. In this case a copy would be required.

As noted above the 82586 was designed to work with one buffer management model. The 82586 does operate with other models provided the algorithms in the following sections are followed. It is important to recognize that there must be a buffer management model present in the system. It should be a model that is chosen upfront in the system design, not after.

### 3.3 INITIALIZATION OF THE 82586

Initialization of the 82586 occurs in these three phases. The first phase involves use of the SCP and the ISCP to locate the SCB and define the bus width. The second phase involves issuing Configure, Individual Address Setup and Multicast Address Setup commands. The third phase involves starting the RU by supplying it with an initial allocation of FDs and RBDs. This section addresses only the first two phases; section 3.6 addresses starting the RU. It should be noted that it is

important that three phases be done in the order indicated. Starting the RU prior to setting up the individual address is generally undesirable.

The SCP and ISCP are designed for maximum flexibility in locating the SCB. Usually in iAPX 86 family systems, the SCP is located in ROM together with the processor bootstrap routines. The model of operation is that the SCP will point to the ISCP which is located in RAM. The address of the SCB can be written into this RAM location so that it can vary with different system configurations. The SCP and ISCP will exist only for initialization purposes. Once the SCB is located, the SCP and ISCP locations can be reclaimed. The SCB should be initialized prior to beginning the SCP/ISCP sequence.

The second phase involves issuing commands that configure the 82586. If the 82586 is used in IEEE 802.3 configuration, it is not necessary to issue a configure command since the 82586 initializes itself as an IEEE 802.3 controller. Otherwise the user must issue the Configure command. After configuration, the user should issue an Individual Address Setup command to load the 82586 with the host address. This procedure may be followed by the MC Setup command as required. These commands may be chained together or issued one at a time.

After address setup, the RU can be started and supplied with FDs and RBDs, see section 3.6.4.

### 3.4 SIMPLE COMMAND PROCESSING

With an understanding of how the 82586 handler fits into a system, the operations to be performed by the handler can be discussed. This section discusses giving commands to the 82586 and servicing 82586 interrupts. Simple command processing in this context means that the 82586 handler accepts only one command at a time for the 82586. ULCS is not allowed to give a second command to the handler before the previous command has been executed. More complex processing will be discussed in section 3.5.

#### 3.4.1 Adding CBs to the CBL

Simple command processing means that commands are issued one at a time to the 82586. The handler is given a single CB by the ULCS, writes the address of the CB into the CBL\_OFFSET field in the SCB, places a Start CU command into the SCB, and issues a CA. The 82586 will accept the Start CU command and clear the SCB field. It will then execute the CB, update status in the SCB and generate an interrupt to the handler. The handler will process the interrupt and then reclaim the CB for future use. This procedure can be repeated as required.

Figure 3-8 illustrates this basic procedure of giving a new CB to the 82586. Note that the CPU must mask off interrupts from the 82586 during various parts of the algorithm. Masking interrupts will prevent the interrupt service routine from issuing commands to the 82586 which might overwrite the command just given to the 82586 by the command processing routine. Overwriting might occur if an interrupt occurred between the recognition that the SCB command field was clear and the issuing of the CA. Either the command processing routine or the interrupt service routine could find their command to the 82586 being overwritten by the other. The result of this race condition would likely be a system hand up.




Figure 3-8. Simple Procedure to Add a New CB to the CBL

#### 3.4.2 Basic Interrupt Service Routine

When a command has been completed by the 82586, an interrupt will be issued to the host CPU (if the I bit was



set in the (CB). Figure 3-9 shows the basic interrupt service routine. This routine's interrupt acknowledgement sequence will be used over again in the command and receive interrupt service routines that will be described later. The routine starts by saving CPU context (this may have already been done by the operating system). The handler then waits for the SCB command word to clear, which signifies that the 82586 has no pending control commands. The handler determines the nature of the interrupt, sets the appropriate ACK bits in the SCB Command Word, and issues a Channel Attention (CA) to mark acknowledgement of the interrupt. The handler then waits for the 82586 to accept confirmation of the interrupt acknowledgement by clearing the SCB command field and removing the interrupt signal (provided no new events that may generate an interrupt have occurred). The CB is then examined by checking the C bit (command completed bit). If completed, the CB is returned to the handler for re-use. If the command was not completed then some error is likely to have occurred. The routine is exited by issuing an End of Interrupt, EOI, to the interrupt controller and restoring interrupt context.

The basic algorithm is referred to by all the following sections. The only part to change will be the parts that refer to CB processing.

### 3.5 ADVANCED COMMAND PROCESSING

This section primarily is concerned with how commands may be chained together. In practice, it is difficult to chain two or more commands together for two reasons. First, the 82586 can execute commands much quicker than most operating systems can prepare the next command. For example, it takes less than 1 ms to transmit 1000 bytes at 10 Mbps for IEEE 802.3. Most operating systems would be hard pressed to prepare another command before the first was completed. Second, chained commands must be given to the 82586 in groups. If a single command is given to the 82586 and the CU is started, the 82586 will not execute the added CBs. The new CBs are ignored because the 82586 reads the first CB's EL bit set to one and concluded that there were no more Command Blocks to be executed. This behavior will occur even if the new Command Block is chained to the first and the EL bit on the first is reset; once the 82586 has started working on the first CB it does not reexamine the EL bit. Thus if one wishes to chain commands it will be necessary to ensure that the 82586 has at least one un fetched Command Block present. This rule requires that the 82586 be started with at least two Command Blocks present.

Despite these problems there are situations in which some form of Command Block chaining might be useful. The first case is where the ULCS may have the capability to occasionally give the 82586 handler multi-




Figure 3-9. Basic Interrupt Service Routine Sequence

ple Command Blocks (not at the same time) and some structure is desired to handle it. In this case the commands are most likely to be executed one at a time by the 82586 simply because they are given to the handler one at a time. This case is called **static lists**. In this approach Command Blocks are chained together on a list but only one Command Block is actually given to the 82586 at a time. Thus the 82586 will execute one Command Block, halt (the CU goes to the IDLE state), and interrupt the host CPU. The handler would then process the completed Command Block and, if another one is on the list, give it to the 82586 for execution. If there are no commands, the CU is not restarted. Given how fast most CPUs can actually prepare request blocks and the manner in which the 82586 operates upon lists, static lists are probably the best overall approach.

The second approach is similar to the first except that the 82586 can be given multiple commands to execute. This case, called **dynamic lists**, occurs only if there are two or more unexecuted commands on the Command List and the CU is in the IDLE state (requiring it to be STARTed). If there is only one command on the list (or the 82586 is on the last Command Block of a list of commands) then trying to add additional commands yields nothing. Dynamic lists are an attempt to take advantage of the fact that the 82586 executes one command at a time and does not look beyond the current CB being executed (except for the implications of setting the EL bit). Most of the time, dynamic lists will function as static lists, but occasionally an interrupt may be saved.

This section discusses both static and dynamic lists. They share a very similar method of adding Command Blocks to the end of the CBL. The major difference is in the interrupt service routine. As a result, the algorithm for chaining commands will cover both cases, and interrupt processing will be discussed separately.

### 3.5.1 Adding Command Blocks to Static and Dynamic Lists

To add a CB to the list, the ULCS will most likely call a procedure that does it. A procedure for CB chaining for static and dynamic lists is shown in Figure 3-10. The handler defines two pointers: Begin.CBL and End.CBL. Begin.CBL locates the first CB on the list while End.CBL locates the last CB. If there are no CBs on the list then Begin.CBL is set to 0FFFFH. The pointers bound the list of CBs as defined by the CPU. The 82586 will operate on all or some part of the CBs on the list.

The procedure shown in Figure 3-10 first clears the CB's C and B bits, sets the I and EL bits to one, and sets the Link field to 0FFFFH. It will then examine Begin.CBL. If Begin.CBL = 0FFFFH, there are no


CBs on the list and the process proceeds as in the simple case (Figure 3-8). Begin.CBL and End.CBL are both set to the address of the CB. If Begin.CBL is not 0FFFFH, then there are CBs on the list to which the new CB is to be added. First, interrupts from the 82586 are masked off to prevent race conditions between interrupt service routine and CB chaining procedure. The new CB is added by inserting its address in the current last CB's Link field, and the END.CBL pointer is updated. For dynamic lists, the EL bit of the formerly last CB on the list is set to zero. **It is important that the EL bit is not set to zero prior to the Link field being valid.** Otherwise, the 82586 may go off to an invalid address and never return. For static lists, the EL bit is set for all CBs.

### 3.5.2 Static List Interrupts

When a single command has been completed, the 82586 will interrupt the host CPU. The interrupt service routine, ISR, for static lists, shown in Figure 3-11, builds upon the basic interrupt acknowledgement routine described in Figure 3-9. After the basic routine is completed, two sanity checks are performed. First, that there is a Command Block present (Begin.CBL is not equal to 0FFFFH), and second, that the Command Block was executed (the C bit is one). If either is not true, then a serious error has occurred. If there is a completed CB present, then it is returned to the user. A search is made for the next CB by checking the Link field of the current CB. If it is 0FFFFH, then there are no more CBs. Begin.CBL should be set to 0FFFFH in this case and the routine exited. Otherwise SCB.CBL\_OFFSET and Begin.CBL are set equal to the address of the next CB, START is issued, and the routine is exited. As in the simple CB add case, the last action before leaving the ISR is to issue an EOI to the programmable interrupt controller, PIC.

### 3.5.3 Dynamic List Interrupts

For dynamic lists, the 82586 receives an interrupt after processing a CB with EL = 1. Figure 3-12 illustrates the interrupt service routine. First, the basic interrupt acknowledgement routine is used from Figure 3-9. A pointer called CB.pointer is defined to track the CB of immediate interest. CB.pointer is initially set equal to Begin.CBL. It is then tested for the empty condition (0FFFFH), and if empty the routine is exited. If not, the CB itself (pointed to by the CB.pointer) is obtained and the C bit of the CB is examined for completion of execution. If set, the CB.pointer is updated with the location of the next CB (i.e. the CB Link field of the used CB) and the used CB is returned to the handler. The process repeats until the end of the CBL is found. If the C bit was not set, the CU is checked for the IDLE state, and is restarted if required. In either case, EOI is executed, and the procedure is exited.



230814-60

**NOTES:**

1. Placement of this statement is critical. For example, if EL is set to zero before CB Link is valid, the 82586 could go to an invalid CB address.
2. For static lists, EL = 1, and this line is not required.

**Figure 3-10. Procedure to Chain CBs: Process One CB at a Time (Static List), or Multiple CBs (Dynamic List)**




Figure 3-11. Interrupt Service Procedure for Static Lists (EL Bit Set in all CBs)




Figure 3-12. Dynamic List Interrupt Service Routine

The major difference between static and dynamic list interrupt processing is that in the static list case there will always be exactly one completed Command Block whenever SCB.CX is one. With dynamic lists there may be zero, one, or several completed commands and the user must always determine which case applies. In most systems, it is not worth the additional overhead trying to handle the processing of dynamic lists when it is unlikely that multiple Command Blocks will ever be found on the Command List anyway.

### 3.5.4 CU Command Simplification

From the discussion above, it was shown that CBs could be added to the CBL without using the SUSPEND and RESUME commands.

By adhering to the approach set forth above, the programmer can eliminate the complexity of managing 2 additional control commands. No performance penalty is paid because from the software execution viewpoint, all CU commands are equivalent.

The approach works because when the CU recognizes an  $EL = 1$ , it goes directly to the IDLE state without reading the Link field. This rule allows the handler to specify location 0FFFFH as the empty condition, which is helpful in managing CBs.

It will be shown in the next section that RESUME and SUSPEND are not required to append FDs and RBDs to the Receive Data and Free Buffer lists.

### 3.6 RECEIVE FRAME PROCESSING

The 82586's automatic receive buffer chaining management capability is one of its most powerful features. This capability affords efficient memory usage which in turn can result in fewer lost frames due to lack of buffers. In order to gain the greatest advantage from this capability, the software must be able to dynamically handle interrupts reclaim and add FDs/RBDs to the Receive Frame Area, RFA. 'Dynamically' here means that the CPU need not halt or suspend the RU in order to add either FDs or RBDs.

The RFA can be divided into two lists: the Received Data List, RDL, and the Free Buffer List, FBL (see Figure 3-13). The RDL is the list of free FDs while the FBL is the list of free RBDs. The basic technique to make additions to the RDL and FBL is similar to adding CBs as described for dynamic lists in section 3.5. As before, use of the RU commands SUSPEND and RESUME is not required.




Figure 3-13. The Receive Frame Area

In order to operate on the RDL and FBL, a pair of pointers is needed for each list. The pointers `BEGIN_RFA` and `END_RFA` are used to indicate the beginning and end of the RFA. The pointers `BEGIN_FBL` and `END_FBL` are used to indicate the beginning and end of the FBL. It should be noted that 'beginning' and 'end' here refer to how the CPU views the lists, not the 82586. As in the case of the chained Command Blocks,

the lists that the CPU operates on may contain blocks that the 82586 either has already processed or does not know are present (in the sense of being past the 'last block' as viewed by the 82586). The `BEGIN` pointers are used by interrupt routines for searching purposes. The `END` pointers are used to designate a true end of the RDL and FBL.

An interesting problem occurs in receive frame processing that does not occur in CB processing, namely 'orphan Buffer Descriptors.' Consider the case of 20 RBDs, each 128 bytes long, and 3 FDs. If three short frames are received, there will be 17 'RBDs' without any FDs present (they have become 'orphans'). That is, the RBDs do not have a FD to point to them. The following algorithms will also deal with this problem by use of the `BEGIN_FBL` and `END_FBL` pointers.

Before presenting the actual algorithms, it is helpful to recall how the RU itself operates on the RDL and FBL. First, the RU never modifies links between individual FDs and between individual RBDs. Second, the RU updates the `RBD_OFFSET` field in the FD to point to the next free RBD. Third, the RU only reads the `RFA_OFFSET` field in the SCB at START; the 82586 never modifies this field.

#### 3.6.1 Supplying FDs to the RDL

The first task of concern is how to place free FDs onto the RDL. Free FDs may be placed on the RDL in two instances. First, at startup time when the 82586 is provided with its initial pool of FDs. Second, when the ULCS is done with a received frame and is returning the FDs and RBDs to the handler. A likely method to give FDs to the handler is to call a subroutine. This routine can be called 'Supply FD.' `Supply_FD` places new FDs to the end of the RDL, see Figure 3-14.

`Supply_FD` first initializes the new FD by setting  $EL = 1$  and `LINK_OFFSET` and `RBD_OFFSET` = 0FFFFH. Setting `LINK_OFFSET` to 0FFFFH indicates that the FD is the last block on the RFA insofar as the CPU is concerned (the 82586 uses  $EL$ ). **Initializing the RBD OFFSET is critical to avoid system hangups.** A check is then made to determine if the RFA is empty (i.e. `BEGIN_RFA` = 0FFFFH). If it is, the `BEGIN` and `END` RFA pointers are set to the address of the FD. The RU is not started because there is only one FD available to the 82586 (see section 3.6.4). The routine returns back to the handler.

If the RFA is not empty, the FD is appended to the end of the list. First, interrupts from the 82586 are masked off to prevent an interrupt service routine from modifying the RDL. The last `FD.LINK_OFFSET` (i.e. the FD that was the last one on the list prior to the subroutine call) is updated to the address of the FD to be added to the list. The  $EL$  bit of this last FD is set to 0, and the




Figure 3-14. Procedure to Add FDs to the RDL

End RFA pointer is updated to point to the 'new' last FD. To prevent system failure, the link to the new FD must be established before the EL bit in the 'old' last FD is set to zero. Finally, interrupts from the 82586 are unmasked, and the RU may be restarted as described in section 3.6.4.

### 3.6.2 Supplying RBDs to the FBL

The process of adding RBDs to the FBL is very similar to that for adding FDs to the RDL. As with the FDs there is likely to be a routine called 'Supply\_RBD'. Supply\_RBD places new RBDs at the end of the FBL (see Figure 3-15).

Supply\_RBD first initializes the new RBD by setting EL = 1 and LINK\_OFFSET. Setting LINK\_OFFSET to 0FFFFH indicates that the RBD is the last block on the FBL insofar as the CPU is concerned (the 82586 uses EL). A check is then made to determine if the FBL is empty (i.e. Begin FBL = 0FFFFH). If it is, the BEGIN and END FBL pointers are set to the address of the RBD. The RU is not started because there is only one RBD available to the 82586, (see section 3.6.4). The routine returns back to the handler.

If the FBL is not empty, the RBD is appended to the end of the list. First, interrupts from the 82586 are masked off to prevent an interrupt service routine from modifying the RDL. The last RBD.LINK\_OFFSET (i.e. the RBD that was the last one on the list prior to the subroutine call) is updated to the address of the RBD to be added to the list. The EL bit of this last RBD is set to 0, and the End RDL pointer is updated to point to the 'new' last RBD. To prevent system failure, the link to the new RBD must be established before the EL bit in the 'old' last RBD is set to zero. Finally, interrupts from the 82586 are unmasked, and the RU may be restarted as described in section 3.6.4.

The two routines Supply\_FD and Supply\_RBD were constructed to illustrate the algorithms. In most real systems, it is likely that the actual routines would differ slightly from the ones discussed. The Supply\_FD routine would likely accept FDs with a list of attached RBDs. Returning linked FDs and RBDs is useful since most of the time a previously received frame consisting of one RD and at least one RBD will be returned to the handler. Likewise the Supply\_RBD routine could also accept a list of RBDs instead of just one. The processing is slightly more complex but takes advantage of the already existing lists instead of first taking the lists apart and then putting them back together again.




Figure 3-15. Procedure to Add RBDs to the FBL

### 3.6.3 Receive Interrupt Processing

The procedure for handling receive frame interrupts is shown in Figure 3-16. There are basically three phases to receive interrupt processing. The first phase is to acknowledge receipt of the interrupt from the 82586 (as was done in Figure 3-9). The second phase is to remove any received frames from the RFA and update the pointers to the RDL and FBL. The third phase is to restart the RU if it is not in the READY state. The first phase is described in section 3.4.2.

The second phase begins by examining the FR bit in the SCB status field. If it is set, then there may be received frames present. (It should be noted that the word 'may' is used. It is possible that the received frames had been already removed during previous interrupt service processing). To locate received frames the following algorithm is used. A Frame Descriptor pointer, FD.pointer, is defined to access FDs. FD.pointer is initially set to the location of the first known free FD (contained in Begin\_RFA). This location is first tested for the empty case (OFFFHH) and if empty, processing is terminated on the FDL. If a FD is present, then it is tested to see if reception of the frame was completed (the C bit is checked). If not, the second phase is completed and processing moves on to the third phase. If

the FD's C bit is set, then the location of the next FD is taken from the FD.LINK and stored in Begin\_RFA. The new beginning of the FBL is located by examining the RBD pointed at by the RBD\_OFFSET field of the completed FD. A search is performed by examining each RBD until the one with EOF set is found. This RBD is the last RBD used by the completed FD. The next RBD (provided that RBD does not also have EL set) is the new first RBD on the FBL. Its address should be stored in Begin\_FBL. When this procedure is done, the FD and associated RBDs are forwarded to the user and FD.pointer is set to the next FD. This process continues until either the end of the RDL is found or a FD with the C bit not set is located.


The third phase is concerned with restarting the RU if required. The RU may be in either the IDLE or NO-RESOURCES state and may need to be restarted. The rules for doing this are presented in the next section, 3.6.4.

### 3.6.4 Rules for Starting the RU

Care must be taken when restarting the RU after adding FDs and RBDs. The following rules are helpful to ensure smooth processing:

- 1) It is unnecessary to restart the RU if it is already running (i.e. in the READY state).





230814-66

Figure 3-16. Receive Frame Interrupt Processing Routine

- 2) There should be at least 2 available FDs on the RDL. For example, if the first FD has EL = 1, then the RU will ignore all remaining FDs. In this case, the RU will go into the NO RESOURCES state after a frame is received. If two or more FDs are available, the RU will stay active because it hasn't seen EL = 1.
- 3) There should be at least 2 RBDs available to the RU before starting.

A procedure for starting the RU is shown in Figure 3-17. The procedure begins by checking the rules set forth above (it is assumed that SUSPEND is not used). The RBD\_OFFSET of the first FD is set to the beginning of the FBL (using the Begin.FBL pointer). The

procedure waits for the SCB command field to be zero; this check ensures that there are no pending commands to the 82586. The RFA offset in the SCB is set to location of the first FD in the list. The RU is then started. Channel Attention is given, and the routine is exited.

### 3.6.5 Considerations in Using Receive Buffers

In using the linked buffer structures present with the 82586 there are several important considerations related to how many receive buffers are required and how large should they be. Although the exact numbers will depend upon the performance and available memory in




Figure 3-17. RU Start Procedure




Figure 3-18. Combined Command and Receive Interrupt Service Routine

a particular system, there are some general guidelines that can be established. These guidelines are:

- 1) The size of the receive buffer should completely contain the usual 'small' message of the network. In most networks up to 75% of the frames will be 'small'. This number should be determined and the size of receive buffers set to be slightly greater than this value. In many networks, a value of 100 to 128 bytes is adequate. The worst case system bus bandwidth requirements is when every frame received takes two or more receive buffers.
- 2) The number of receive buffers depends on the acceptable loss rate of frames due to lack of buffers. Since the CSMA/CD protocols supported by the 82586 do not offer guaranteed delivery of frames some loss is inevitable, but if too many are lost there will be significant network performance degradation. The minimum number is enough to contain the largest possible frame. The designer must consider the following questions:
  - a. How much traffic is going to be received? Obviously a file server will require many more buffers than a terminal or simple workstation.

- b. How long does it take the processor to process and return a received frame? For a given level of performance, the longer the processing time, the more buffers will be required.
  - c. What is the maximum number of back to back frames that can be expected in normal operation and how big will they be? There should be enough buffers to contain them.

In trying to determine the optimum number of receive buffers, it is helpful to use the Resource Error tally in the SCB. This tally will record the number of frames lost to insufficient buffer resources. In most systems a value of five to ten percent of the total received frames is acceptable.

### 3.7 COMBINING RECEIVE AND COMMAND PROCESSING

The discussions in section 3.4 and 3.5 assumed that the Receive and Command interrupt processing were performed in isolation. In practice the two procedures are combined as shown in Figure 3-18. In the previously described routines, redundant servicing routines (Save Registers, Process Interrupts, EOI and Exists) would be performed only once in the combined case.



---

# 82586 Data Link Driver

**4**

---





**APPLICATION  
NOTE**

**AP-235**

September 1985

**An 82586 Data Link Driver**

**CHARLES YAGER**

Order Number: 231421-001

### 4.0 INTRODUCTION

This application note describes a design example of an IEEE 802.2/802.3 compatible Data Link Driver using the 82586 LAN Coprocessor. The design example is based on the "Design Model" illustrated in Chapter 3 of the LAN Components User's Manual, "Programming the 82586". It is recommended that before reading this application note, the reader clearly understands the 82586 data structures and the Design Model given in Chapter 3.

Chapter 3 discusses two basic issues in the design of the 82586 data link driver. The first is how the 82586 handler fits into the operating system. One approach is that the 82586 handler is treated as a "special kind of interface" rather than a standard I/O interface. The special interface means a special driver that has the advantage of utilizing the 82586 features to enhance performance. However the performance enhancement is at the expense of device dependent upper layer software which precludes the use of a standard I/O interface.

The second issue Chapter 3 discusses is which algorithms to choose for the CPU to control the 82586. The algorithms used in this data link design are taken directly from Chapter 3. Command processing uses a linear static list, while receive processing uses a linear dynamic list.

The application example is written in C and uses the Intel C compiler. The target hardware for the Data Link Driver is the iSBC 186/51 COMMputer.

### 4.1 FITTING THE SOFTWARE INTO THE OSI MODEL

The application example consists of four software modules:

- Data Link Driver (DLD): drives the 82586, also known as the 82586 Handler.
- Logical Link Control (LLC): implements the IEEE 802.2 standard.
- User Application (UAP): exercises the other software modules and runs a specific application.
- C hardware support: written in assembly language, supports the Intel C compiler for I/O, interrupts, and run time initialization for target hardware.

Figure 4-1 illustrates how these software modules combined with the 82586, 82501 and 82502 complete the first two layers of the OSI model. The 82502 implements an IEEE 802.3 compatible transceiver, while the 82501 completes the Physical layer by performing the serial interface encode/decode function.

The Data Link Layer, as defined in the IEEE 802 standard documents, is divided into two sublayers: the Logical Link Control (LLC) and the Medium Access Control (MAC) sublayers. The Medium Access Control sublayer is further divided into the 82586 Coprocessor plus the 82586 Handler. On top of the MAC is the LLC software module which provides IEEE 802.2 compatibility. The LLC software module implements the Station Component responses, dynamic addition and deletion of Service Access Points (SAPs), and a class 1 level of service. (For more information on the LLC sublayer, refer to IEEE 802.2 Logical Link Control Draft Standard.) The class 1 level of service provides a connectionless datagram interface as opposed to the class 2 level of service which provides a connection oriented level of service similar to HDLC Asynchronous Balanced Mode.

On top of the Data Link Layer is the Upper Layer Communications Software (ULCS). This contains the Network, Transport, Session, and Presentation Layers. These layers are not included in the design example, therefore the application layer of this ap note interfaces directly to the Data Link layer.




Figure 4-1. Data Link Driver's Relationship to OSI Reference Mode 1






Figure 4-2. Block Diagram of the Hardware and Software

The application layer is implemented in the User Application (UAP) software module. The UAP module operates in one of three modes: Terminal Mode, Monitor Mode, and High Speed Transmit Mode. The software initially enters a menu driven interface which allows the program to modify several network parameters or enter one of the three modes.

The Terminal Mode implements a virtual terminal with datagram capability (connectionless "class 1" service). This mode can also be thought of as an async to IEEE 802.3/802.2 protocol converter.

The Monitor Mode provides a dynamic update on the terminal of 6 station related parameters. While in the monitor mode, any size frame can be repeatedly transmitted to the cable in a software loop.

High Speed Transmit Mode transmits frames to the cable as fast as the software possibly can. This mode demonstrates the throughput performance of the Data Link Driver.

The UAP gathers network statistics in all three modes as well as when it is in the menu. In addition, the UAP module provides the capability to alter MAC and LLC addresses and re-initialize the data link. (Figure 4-2 shows a combined software and hardware block diagram.)

## 4.2 LARGE MODEL COMPILATION

All the modules in this design example are compiled under the Large Model option. This has the advantages of using the entire 1 Mbyte address space, and allowing the string constants to be stored in ROM. In the Large Model it is important to consider that the 82586's data structures, SCB, CB, TBD, FD, and RBD, must reside within the same data segment. This data segment is determined at locate time.

The C\_Assy\_Support module has a run time start off function which loads the DLD data segment into a global variable SEGMT\_. This data segment is used by the 82586 Handler for address translation purposes. The 82586 uses a flat address while the 80186 uses a segmented address. Any time a conversion between 82586 and 80186 addresses are needed the SEGMT\_ variable is used.

Pointers for the 80186 in the large model are 32 bits, segment and offset. All the 82586 link pointers are 16 bit offsets. Therefore when trading pointers between the 82586 and the 80186, two functions are called: Offset (ptr), and Build\_Ptr (offset). Offset (ptr) takes a 32 bit 80186 pointer and returns just the offset portion for the 82586 link pointer. While Build\_Ptr (offset) takes an 82586 link pointer and returns a 32 bit 80186 pointer, with the segment part being the SEGMT\_ variable. Offset () and Build\_Ptr() are simple functions written in assembly language included in the C\_Assy\_Support module.

In the small model, Offset () and Build\_Ptr() are not needed, but the variable SEGMT\_ is still needed for determining the SCB pointer in the ISCP, and in the Transmit and Receive Buffer Descriptors.


## 4.3 THE 82586 HANDLER

### 4.3.1 The Buffer Model

The buffer model chosen for the 82586 Handler is the "Design Model" as described in Chapter 3. This is based on the 82586 driver as a special driver rather than as a standard driver. Using this approach the ULCS directly accesses the 82586's Transmit and Receive Buffers, Buffer Descriptors and Frame Descriptors. This eliminates buffer copying. Transmit and receiver buffer passing is done entirely through pointers.

The only hardware dependencies between the Data Link and ULCS interface are the buffer structures. The ULCS does not handle the 82586's CBs, SCB or initialization structures. To isolate the data link interface from any hardware dependencies while still using the design model, another level of buffer copying must be introduced. For example, when the ULCS transmits a frame it would have to pass its own buffers to the data link. The data link then copies the data from ULCS buffers into 82586 buffers. When a frame is received, the data link copies the data from the 82586's buffers into the ULCS buffers. The more copying that is done the slower the throughput. However, this may be the only way to fit the data link into the operating system. The 82586 Handler can be made hardware independent by adding a receive and transmit function to perform the buffer copying.

The 82586 Handler allocates buffers from two pools of memory: the Transmit pool, and the Receive pool as illustrated in Figure 4-3. The Transmit pool contains Transmit Buffer Descriptors (TBDs) and Transmit Buffers (TBs). The Receive pool contains Frame Descriptors (FDs), Receive Buffer Descriptors (RBDs), and Receive Buffers (RBs).



**Figure 4-3. 82586 Handler Memory Management Model**

When the ULCS wants to transmit, it requests a TBD from the handler. The handler returns a pointer to a free TBD. Each TBD has a TB attached to it. The ULCS fills the buffer, sets the appropriate fields in the TBD, and passes the TBD pointer back to the handler for transmission. After the frame is transmitted, the handler places the TBD back into the free TBD pool. If the ULCS needs more than one buffer per frame, it simply requests another TBD from the handler and performs the necessary linkage to the previous TBD.

On the receive side, the RFA pool is managed by the 82586 itself. When a frame is received, the 82586 interrupts the handler. The handler passes a FD pointer to the ULCS. Linked to the FD is one or more RBDs and RBs. The ULCS extracts what it needs from the FD, RBDs and RBs, and returns the FD pointer back to the handler. The handler places the FD and RBDs back into the free RFA pool.

### 4.3.2 The Handler Interface

The handler interface provides the following basic functions:

- initialization
- sending and receiving frames
- adding and deleting multicast addresses
- getting transmit buffers
- returning receive buffers

On power up, the initialization function is called. This function initializes the 82586, and performs diagnostics. After initialization, the handler is ready to transmit and receive frames, and add and delete multicast addresses.

To send a frame, the ULCS gets one or more transmit buffers from the handler, fills them with data, and calls the send function. When a frame is received, the handler calls a receive function in the ULCS. The ULCS receive function removes the information it needs and returns the receive buffers to the handler. The addition and deletion of multicast addresses can be done "on the fly" any time after initialization. The receiver doesn't have to be disabled when this is done.

The command interface to the handler is totally asynchronous—the ULCS can issue transmit commands or multicast address commands whenever it wants. The commands are queued by the handler for the 82586 to execute. If the command queue is full, the send frame procedure returns a false status rather than true. The size of the command queue can be set at compile time by setting the CB—CNT constant. Typically the command queue never has more than a few commands on it because the 82586 can execute commands faster than the ULCS can issue them. This is not the case in a heavily loaded network when deferrals, collisions, and retries occur.

The command interface to the 82586 handler is hardware independent; the only hardware dependence is the buffering. A hardware independent command interface doesn't have any performance penalty, but some 82586 programmability is lost. This shouldn't be of concern since most data links do not change configuration parameters during operation. One can simply modify a few constants and recompile to change frame and network parameters to support other data links.

Handler Interface Functions	Description
Init_586() Send_Frame (ptbd, padd)	Initialize the Handler Sends a frame to the cable. ptbd—Transmit Buffer Descriptor pointer padd—Destination Address pointer
Recv_Frame (pfd)	Handler calls this function which resides in the ULCS. pfd—Frame Descriptor pointer
Add_Multicast_Address (pma)	Adds one multicast address pma—Multicast Address pointer
Delete_Multicast_Address (pma)	Deletes one multicast address
Get_Tbd()	Get a Transmit Buffer Descriptor pointer
Put_Free_Rfa (pfd)	Returns a Frame Descriptor and Receive Buffer Descriptors to the 82586.

Figure 4-4. List of Handler Interface Functions




Figure 4-5. Free CB Pool




Figure 4-6. Free Transmit Buffer Descriptor Pool

### 4.3.3 Initialization

The function which initializes the 82586 handler, `Init_586()`, is called by the ULCS on power up or reinitialization. Before this function is called, an 82586 hardware or software reset should occur. The initialization occurs in three phases. The first phase is to initialize the memory. This includes flags, vectors, counters, and data structures. The second phase is to initialize the 82586. The third phase is to perform self test diagnostics. `Init_586()` returns a status byte indicating the results of the diagnostics.

`Init_586()` begins by toggling the 82501 loopback pin. If the 82501 is powered up in loopback, the CRS and CDT pin may be active. To reset this condition, the loopback pin is toggled. The 82501 should remain in loopback for the first part of the initialization function.

Phase 1 executes initialization of all the handlers flags, interrupt vectors, counters, and 82586 data structures. There are two separate functions which initialize the CB and RFA pools: `Build_CB()` and `Build_Rfa()`.

#### 4.3.3.1 BUILDING THE CB AND RFA POOLS

`Build_CB()` builds a stack of free linked Command Blocks, and another stack of free linked Transmit Buffer Descriptors. (See Figures 4-5 and 4-6.) Each stack has a Top of Stack pointer, which points to the next free structure. The last structure on the list has a NULL link pointer.

The CBs within the list are initialized with 0 status, EL bit set, and a link to the next CB. The TBD structures are initialized with the buffer size, which is set at compile time with the `TBUF_SIZE` constant, a link to the next TBD, and an 82586 pointer to the transmit buffer. This pointer is a 24 bit flat/physical address. The address is built by taking the transmit buffer's data segment address, shifting it to the left by 4 and adding it to the transmit buffer offset. An 80186 pointer to the transmit buffer is added to the TBD structure so that the 80186 does not have to translate the address each time it accesses the transmit buffer.

`Build_Rfa()` builds a linear linked Frame Descriptor list and a Receive Buffer Descriptor list as shown in Figure 4-7. The status and EL bit for all the free FDs are 0. The last FD's EL bit is 1 and link pointer is NULL. The first FD on the FD list points to the first RBD on the RBD list. The RBDs are initialized with both 82586 and 80186 buffer pointers. The 80186 buffer pointer is added to the end of the RBD structure. Begin and end pointers are used to mark the boundaries of the free lists.

#### 4.3.3.2 82586 INITIALIZATION

The 82586 initialization data structure SCP is already set since it resides in ROM, however, the ISCP must be loaded with information. Within the SCP ROM is the pointer to the ISCP; the ISCP is the only absolute address needed in the software. Once the ISCP address is determined, the ISCP can be loaded. The SCB base is obtained from the `C_Assy_Support` module. The global variable `SEGMENT_` contains the address of the




Figure 4-7. Free RFA

data segment of the handler. The 80186 shifts this value to the left by 4 and loads it into the SCB base. The SCB offset is now determined by taking the 32 bit SCB pointer and passing it to the Offset() function.

The 82586 interrupt is disabled during initialization because the interrupt function is not designed to handle 82586 reset interrupts. To determine when the 82586 is finished with its reset/initialization, the SCB status is polled for both the CX and CNA bits to be set. After the 82586 is initialized, both the CX and CNA interrupts are acknowledged.

The 82586 is now ready to execute commands. The Configuration is executed first to place the 82586 in internal loopback mode, followed by the IA command. The address for the IA command is read off of a prom on the PC board.

### 4.3.3.3 SELF TEST DIAGNOSTICS

The final phase of the handler initialization is to run the self test diagnostics. Four tests are executed: Diagnose command, Internal loopback, External loopback through the 82501, and External loopback through the transceiver. If these four tests pass, the data link is ready to go on line.

The function that executes these diagnostics is called Test\_Link(). If any of the tests fail, Test\_Link() returns immediately with the Self\_Test global variable set to the type of failure. This Self\_Test global variable is then returned to the function which originally called Init\_586(). Therefore Init\_586() can return one of five results: FAILED\_DIAGNOSE, FAILED\_LPBK\_INTERNAL, FAILED\_LPBK\_EXTERNAL, FAILED\_LPBK\_TRANSCEIVER or PASSED.




Figure 4-8. Initialization Diagnostics: Test\_Link ()

The Diagnose() function, called by Test\_Link(), does not return until the diagnose command is completed. If the interrupt service routine detects that a Diagnose command was completed then it sets a flag to allow the Diagnose() function to return, and it also sets the Self\_Test variable to fail if the Diagnose command failed. If the Diagnose command completed successfully, the loopback tests are performed.

Before any loopback tests are executed, the Receive Unit is enabled by calling Ru\_Start(). Loopback tests begin by calling Send\_Lpbk\_Frame(), which sends 8 frames with known loopback data and its own destination address. More than one loopback frame is sent in case one or more of them are lost. Also several of the frames will have been received by the time flags.lpbk\_test is checked.

Two flag bits are used for the loopback tests: flags.lpbk\_mode, and flags.lpbk\_test. flags.lpbk\_mode is used to indicate to the receive section that the frames received are potentially loopback frames. The receive section will pass receive frames to the Loopback Check() function if the flags.lpbk\_mode bit is set. The Loopback\_Check() function first compares the source address of the frame with its station address. If this matches then the data is checked with the known loopback data. If the data matches, then the flags.lpbk\_test bit is set, indicating a successful loopback. The flow of the Test\_Link() function is displayed in Figure 4-8.

**4.3.4 Command Processing**

Command blocks are queued up on a static list for the 82586 to execute. The flow of a command block is given in Figure 4-9. When the handler executes a command it first has to get a free command block. It does this by calling Get\_CB() which returns a pointer to a free command block. The CB structure is a generic one in which all commands except the MC-Setup can fit in. The handler then loads into the CB structure the type of command and associated parameters. To issue the command to the 82586 the Issue\_CU\_Cmd() function is called with the pointer to the CB passed to this function. Issue\_CU\_Cmd() places the command on

the 82586's static command block list. After the 82586 executes the command, it generates an interrupt. The interrupt routine, Isr\_586(), processes the command and returns the Command Block to the free command block list by calling Put\_Cb().

**4.3.4.1 ACCESSING COMMAND BLOCKS—GET\_CB() and PUT\_CB()**

Get\_Cb() returns a pointer to a free command block. The free command blocks are in a linear linked list structure which is treated as a stack. The pointer cb\_tos points to the next available CB. Each time a CB is requested, Get\_Cb() pops a CB off the stack. It does this by returning the pointer of cb\_tos. cb\_tos is then updated with the CB's link pointer. When the CB list is empty, Get\_Cb() returns NULL.


There are two types of nulls, the 82586 'NULL' is a 16 bit offset, OFFFFH, in the 82586 data structures. The 80186 null pointer, 'pNULL', is a 32 bit pointer; with OFFFFH offset and the 82586 handler's data segment, SEGMENT\_, as the base.

Put\_Cb() pushes a free command block back on the list. It does this by placing the cb\_tos variable in the returned CB's link pointer field, then updates cb\_tos with the pointer to the returned CB.

**4.3.4.2 ISSUING CU COMMANDS—ISSUE\_CU\_CMD()**

This function queues up a command for the 82586 to execute. Since static lists are used, each command has its EL bit set. There is a begin\_cbl pointer and an end\_cbl pointer to delineate the 82586's static list. If there are no CBs on the list, then begin\_cbl is set to pNULL. (Figure 4-10 illustrates the static list.) Each time a command is issued, a deadman timer is set. When the 82586 interrupts the CPU with a command completed, the deadman timer is reset.

Issue\_Cu\_Cmd() begins by disabling the 82586's interrupt. It then determines whether the list is empty or not. If the list is empty, begin and end pointers are loaded with the CB's address. The CU must then be started. Before a CU\_START can be issued, the SCB's cbl\_offset field must be loaded with the address of the command, the Wait\_Scb() function must be called to insure that the SCB is ready to accept a command, and the deadman timer must be initialized. If the list is not empty, then the command block is queued at the end of the list, and the interrupt service routine Isr\_586(), will continue generating CAs for each command linked on the CB list until the list is empty.



**Figure 4-9. The Flow of a Command Block**




Figure 4-10. The Static Command Block List

4.3.4.3 INTERRUPT SERVICE ROUTINE—ISR\_586()

Isr\_586() starts off by saving the interrupts that were generated by the 82586 and acknowledging them. Acknowledgment must be done immediately because if a second interrupt were generated before the acknowledgment, the second interrupt would be missed. The interrupt status is then checked for a receive interrupt and if one occurred the Recv\_Int\_Processing() function is called. After receive processing is check the CPU checks whether a command interrupt occurred. If one did, then the deadman timer is reset and the results of the command are checked. There are only two particular commands which the interrupt results are checked for: Transmit and Diagnose. The Diagnose command needs to be tested to see if it passed, plus the diagnose status slag needs to be set so that the initialization process can continue.

The transmit command status provides network management and station diagnostic information which is useful for the “Network Management” function of the ISO model. The following statistics are gathered in the interrupt routine: good\_transmit\_cnt, sqe\_err cnt, defer\_cnt, no\_crs\_cnt, underrun\_cnt, max\_col\_cnt. To speed up transmit interrupt processing a flag is tested to determine whether these statistics are desired, if not this section of code is skipped.

The sqe error requires special considerations when used for statistic gathering or diagnostics. The sqe status bit indicates whether the transceiver passed its self test or not. The transceiver executes a self test after each transmission. If the transceiver’s self test passed, it will activate the collision signal during the IFS time.

The sqe status bit will be set if the transceiver’s self test passed. However if the sqe status bit is not set, the transceiver may still have passed its self test. Several events can prevent the sqe bit from being set. For example, the first transmit command status after power up will not have the sqe bit set because the sqe is always from the previous command. Also if any collisions occur, the sqe bit might not be set. This has to do with the timing of when the sqe signal comes from the transceiver. It is possible that a JAM signal from a remote station can overlap the sqe signal in which case the 82586 will not set the sqe status bit. Therefore the sqe error count should only be recorded when no collisions occur.

One other situation can occur which will prevent the SQE status bit from being set. If transmit command reaches the maximum retry count, the next transmit command’s SQE bit will not be set.

The final phase of interrupt command processing determines if another command is linked, and returns the CB to the free command block list. Another command being linked is indicated by the CB link field not being NULL. In this case the deadman timer and the 82586’s CU are re-started. If the CB link is NULL, there are no further commands to execute, and begin\_cbl is set to pNULL.

4.3.4.4 SENDING FRAMES—SEND\_FRAME (PTBD, PADD)

Send\_Frame() receives two parameters, a pointer to the first Transmit Buffer Descriptor, and a pointer to the destination address. There may be one or more TBDs attached. The last TBD is indicated by its link

field being NULL and the EOF bit set. It is the responsibility of the ULCS to make sure this is done before calling Send\_Frame().

Send\_Frame() begins by trying to obtain a command block. If the free command block list is empty, the send frame function returns with a false result. It is up to the ULCS to either continue attempting transmission or attempt at a later time. The send frame function calculates the length field by summing up the TBDs actual count field. After the length field is determined, send frame checks to see if padding is required. If padding is necessary, Send Frame will change the act count field in the TBD to meet the minimum frame requirements. This technique transmits what ever was in the buffer as padding data. If security is an issue, the padding data in the buffer should be changed.

**4.3.4.5 ACCESSING TRANSMIT BUFFERS—GET\_TBD() AND PUT\_TBD()**

Get\_Tbd() returns a pointer to a free Transmit Buffer Descriptor, and Put\_Tbd() returns one or more linked Transmit Buffer Descriptors to the free list. The TBD which Get\_Tbd() allocates has its link pointer set to NULL, and its EOF bit cleared. If another buffer is needed, the link field in the old TBD must be set to point to the new TBD. The last TBD used should have its link pointer set to NULL and its EOF bit set. Figure 4-11 shows the flow chart of getting buffers and sending a frame.

Put\_Tbd (ptbd) is called by the Isr\_586() function when the 82586 is done transmitting the buffers. A pointer to the first TBD is passed to Put\_Tbd(). Put\_Tbd() finds the end of the list of TBDs and returns them to the free buffer list.




Figure 4-11. Flow Chart for Sending a Frame

**4.3.4.6 MULTICAST ADDRESSES**

The 82586 handler maintains a table of multicast addresses. Initially this table is empty. To enable a multicast address the Add\_Multicast\_Address(pma) function is called; to disable a multicast address, Delete\_Multicast\_Address(pma) function is called. Both functions accept a parameter which points to the multicast address. Add and Delete functions perform linear searches through the Multicast Address Table (MAT).

Add scans the entire MAT once to check if the address being added is a duplicate of one already loaded. Add will not enter a duplicate multicast address. If there are no duplicates Add goes to the beginning of the MAT and looks for a free location. If it finds one, it loads the new address into the free location and sets the location status to INUSE. If no free locations are available, Add returns a false result.

Delete looks for a used location in the MAT. When it finds one, it compares the address in the table with the address passed to it. If they match, the location status is set to FREE and a TRUE result is returned. If no match occurs, the result returned is FALSE.

If Add or Delete change the MAT, they update the 82586 by calling Set\_Multicast\_Address(). This function executes an 82586 MC Setup command. Set\_Multicast\_Address() uses the addresses in the MAT to build the MC Setup command. The MC Setup command is too big to be built from the free CBs. Free CB



command blocks are 18 bytes long, while the MC Setup command can be up to 16,392 bytes. Therefore a separate Multicast Address Command Block (`ma_cb`) must be allocated and used. The size of the `ma_cb` and MAT are determined at compile time based on the `MULTI_ADDR_CNT` constant. The design example allows up to 16 multicast addresses.

Since there is only one `ma_cb`, and it is not compatible with the other CBs, it must be treated differently. Only one `ma_cb` can be on the 82586 command list. The `ma_cb` command word is used as a semaphore. If it is zero, the command is available. If not, `Set_Multicast_Address()` must wait until the `ma_cb` is free. Also the interrupt routine can't return the `ma_cb` to the free CB list. It just clears the `cmd` field, to indicate that `ma_cb` is available.

The 82586's receiver does not have to be disabled to execute the MC Setup command. If the 82586 is receiving while this command is accessed, the 82586 will finish reception before executing the MC Setup command. If the MC Setup command is executing, the 82586 automatically ignores incoming frames until the MC Setup is completed. Therefore multicast addresses can be added and deleted on the fly.




Figure 4-12. Reset Semaphore

#### 4.3.4.7 RESETTING THE 82586—`RESET_586()`

The 82586 rarely if ever locks up in a well behaved network; (i.e. one that obeys IEEE 802.3 specifications). The lock-ups identified were artificially created and would normally not occur. This data link driver has been tested in an 8 station network under various loading conditions. No lock-ups occurred under any of the data link drivers test conditions. However the reset software has been tested by simulating a lockup. This can be done by having the 82586 transmit, and disabling the CTS pin for a time longer than the deadman timer.

An 82586 deadlock is not a fatal error. The handler is designed to recover from this problem. As mentioned before, each time the 82586 is given a CA to begin executing a command, a deadman timer is set. The deadman timer is reset when a CNR interrupt is generated. If the CNR interrupt is not generated before the deadman timer expires, the 82586 must be reset.

Resetting of the 82586 should not be done while the handler software is executing. This could create a software deadlock by interrupting a critical section of code in the handler. To insure that the `Reset_586()` function is not executed while the handler is executing, all of the entry points to the handler (i.e. interface functions) set a semaphore flag bit called `flags.reset_sema`. This flag is cleared when the interface functions are exited.

If the Deadman timer interrupt occurs while `flags.reset_sema` is set, another flag is set (`flag.reset_pending`) indicating that the `Reset_586()` function should be called when the interface functions are exited. However if the deadman timer interrupt occurs when `flags.reset_sema` is clear, `Reset_586()` is called immediately. Figure 4-12 shows the logic for entering and exiting interface functions.

`Reset_586()` begins by disabling the 82586 interrupt, placing the ESI in loopback, and resetting the 82586. The reset can be a software or a hardware reset. However, there are certain lockups in the 82586 where only a hardware reset will suffice. (The 82586 errata sheet explicitly indicates which deadlocks require a hardware reset.) After the reset, `Reset_586()` executes a `Configure`, `IA-Setup`, and a `MC-Setup` command; the `MC-Setup` command is built from the multicast address table (MAT). The 82586 Command Queues and Receive Frame Queues are left untouched so that the 82586 can continue executing where it left off before the deadlock. This way no frames or commands are lost. This requires that a separate reset CB and reset Multicast CB is used, because other CBs already in use cannot be disturbed.

### 4.3.5 Receive Frame Processing

The following functions are used for Receive Frame Processing:

Recv_Int_Processing()	Called by Isr_586() to remove FDs and RBDs from the 82586's RFA
Recv_Frame (pfd)	Called by Recv_Int_Processing(). This function resides in the ULCS
Check_Multicast (pfd)	Used for perfect Multicast filtering
Put_Free_Rfa (pfd)	Returns FDs and RBDs to the 82586's RFA
Ru_Start()	Restarts the RU when in the IDLE or No Resources state.

#### 4.3.5.1 RECEIVE INTERRUPT PROCESSING— RCV\_INT\_PROCESSING()

The Recv\_Int\_Processing() function is called by Isr\_586() when the FR bit in the SCB is set. The Recv\_Int\_Processing() function checks whether any FDs and RBDs on the free list have been used by the 82586. If they have, Recv\_Int\_Processing() removes the used FDs and RBDs from the free list, and passes them to the ULCS.

The Recv\_Int\_Processing() function is a loop where each pass removes a frame from the 82586's RFA. When there are no more used FDs and RBDs on the RFA, the function calls Ru\_Start(), then returns to Isr\_586(). The first part of the loop checks to see if the C bit in the first FD of the free FD list is set. If the C bit is set, the function determines if one or more RBDs are attached. If there are RBDs attached, the end of the RBD list is found. The last RBD's link field is used to update begin\_rbd pointer, and then it's set to NULL.

After the receive frame has been delineated from the RFA, some information about the frame is needed to determine which function to pass it to. Since the save bad frame configure bit is not set, the only bad frame on the list could be an out of resource frame. An out of resource frame is returned to the RFA by calling Put\_Free\_RFA (pfd). If the flags.lpbk\_mode bit is set, the frame is given to the loopback check function. If the destination address of the frame indicates a multicast, the check multicast function is called. If the frame has passed all of the above tests and still has not been returned, it is passed to the Recv\_Frame() function which resides in the ULCS.

Check\_Multicast (pfd) determines whether the multicast address received is in the multicast address table. This is necessary because the 82586 does not have per-

fect multicast address filtering. Check\_Multicast does a byte by byte comparison of the destination address with the addresses in the multicast address table. If no match occurs, it returns false, and Recv\_Int\_Processing calls Put\_Free\_RFA() to return the frame to the RFA. If there is a match, Check\_Multicast() returns TRUE and Recv\_Int\_Processing() calls Recv\_Frame(), passing the pointer to the FD of the frame received.

#### 4.3.5.2 RETURNING FDs AND RBDs— PUT\_FREE\_RFA (pfd)

Put\_Free\_RFA combines Supply\_FD and Supply\_RBD algorithms described in Chapter 3 into one function. The begin and end pointers delineate what the CPU believes is the beginning and the end of the free list. The decision of whether to restart the RU is made when examining both the free FD list and the free RBD list. This is why two ru\_start\_flags are used, one for the FD list and one for the RBD list. Both flags are initialized to FALSE.

The function starts off by initializing the FD so that the EL bit is set, the status is 0, and the FD link field is NULL. The rbd pointer is saved before the rbd pointer field in the FD is set to NULL. The free FD list is examined and if it's empty, begin\_fd and end\_fd are loaded with the address of the FD being returned. In this case the RU should not be restarted, because there is only one FD on the free list. If the free FD list is not empty, the FD being returned is placed on the end of the list, the end pointer is updated, and the RU start flag is set TRUE.

To begin the RBD list processing the end of the returned RBD list is determined, and this last RBD's EL bit is set. If the free RBD list is empty, the returned RBD list becomes the free RBD list. If there is more than one RBD on the returned list, the ru start flag is set TRUE. If the free RBD list is not empty, the returned RBD list is appended on the end of the free list, the end\_rbd pointer is updated, and the ru start flag is set TRUE.

The last part of Put\_Free\_RFA() is to determine whether to call Ru\_Start(). Both ru start flags are ANDed together, and if the result is TRUE, the Ru\_Start() function is called.

#### 4.3.5.3 RESTARTING THE RECEIVE UNIT— RU\_START()

The Ru\_Start() function checks two things before it decides to restart the RU. The first thing it checks is whether the RU is already READY. If it is, there is no reason to restart it. If the RU is IDLE or in NO\_RESOURCES, then the second thing to check is whether the first free FD on the free FD list has its C bit set. If it does, then the RU should not be restarted. The reason is that the free FD list should only contain free FDs

when the RU is started. If the C bit is set in the FD, then not all the used FD have been removed yet. If the RU is started when used FDs are still in the RFA, the 82586 will write over the used FDs and frames will be lost. Therefore Ru\_Start() is exited if the first FD in the RFA has its C bit set. If the RU is not READY, and begin\_fd doesn't point to a used FD, then the RU is restarted.

Note that in Chapter 3 there are two more conditions to be met before the RU is started: two or more FD on the RFA, and two or more RBD on the RFA. These conditions are checked in Put\_Free\_RFA(), and Ru\_Start() isn't called unless they are met.

**4.4 LOGICAL LINK CONTROL**

The IEEE 802.2 LLC function completes the Data Link Layer of the OSI model. The LLC module in this design example implements a class 1 level of service which provides a connectionless datagram interface. Several data link users or processes can run on top of the data link layer. Each user is identified by a link service access point (LSAP). Communication between data link users is via LSAPs. An LSAP is an address that identifies a specific user process or another layer

(see Figure 4-13). The LSAP addresses are defined as follows:

Data Link Layer (Station Component)	00H
Transport Layer	FEH
Network Management Layer	08H
User Processes	multiples of 4 in the range OCH < LSAP ≤ FCH

Each receiving process is identified by a destination LSAP (DSAP) and each sending process is identified by a source LSAP (SSAP). Before a destination process can receive a packet, its DSAP must be included in a list of active DSAPs for the data link.

Figure 4-14 illustrates the relationship between the Station Component and the SAP components. (The SAP components are user processes.) The Station Component receives all of the good frames from the Handler and checks the DSAP address. If the DSAP address is 0, then the frame is addressed to the Station Component and a Station Component Response is generated. If the DSAP address is on the active DSAP list, then the Station Component passes the frame to the addressed SAP. If the DSAP address is unknown, the frame is returned to the handler.




Figure 4-13. Data Link Interface




Figure 4-14. Station Component Relationship

There are 3 commands and 2 responses which the class 1 LLC layer must implement. Figure 4-15 shows IEEE 802.2 Class 1 commands and responses and Figure 4-16 shows the IEEE 802.2 Class 1 frame format.

Commands	Responses	Description
UI		Unnumbered Information
XID	XID	Exchange ID
TEST	TEST	Remote Loopback

Figure 4-15. IEEE 802.2 Class 1, Type 1 Commands and Responses




Figure 4-16. IEEE 802.2 Class 1 Frame Format

From Figure 4-15 it can be seen that there are no LLC class 1 UI responses because information frames are not acknowledged at the data link level. The only command frames that may require responses are XID and TEST. If a command frame is addressed to the Station Component, it checks the control field to see what type of frame it is. If it's an XID frame, the Station Component responds with a class 1 XID response frame. If it's a TEST frame, the Station Component responds with a TEST frame, echoing back the data it received. In both cases, the response frame is addressed to the source of the command frame.

Any frames addressed to active SAPs are passed directly to them. The Station Component will not respond to SAP addressed frames. Therefore it is the responsibility of the SAPs to recognize and respond to frames addressed to them. When a SAP transmits a frame, it builds the IEEE 802.2 frame itself and calls the Handler's Send\_Frame() function directly. The LLC module is not used for SAP frame transmission. The only functions which the LLC module implement are the dynamic addition and deletion of DSAPs, multiplexing the frames to user SAPs, and the Station Component command recognition and responses. This is one implementation of the IEEE 802.2 standard. Other implementations may have the LLC module do more functions, such as SAP command recognitions and responses. A list of the functions included in the LLC module is as follows:

LLC Functions	Description
Init_Llc()	Initializes the DSAP address table and calls Init_586()
Add_Dsap__ Address (dsap, pfunc)	Add a DSAP address to the active list dsap - DSAP address pfunc - pointer to the SAP function
Delete_Dsap__ Address (dsap)	Delete a DSAP address
Recv_Frame (pfd)	Receives a frame from the 82586 Handler pfd - Frame Descriptor Pointer
Station_Component_Response (pfd)	Generates a response to a frame addressed to the Station Component pfd - Frame Descriptor Pointer

#### 4.4.1 Adding and Deleting LSAPs

When a user process wants to add a LSAP to the active list, the process calls `Add_Dsap_Address(dsap, pfunc)`. The `dsap` parameter is the actual DSAP address, and the `pfunc` parameter is the address of the function to be called when a frame with the associated DSAP address is received.

The LLC module maintains a table of active dsaps which consists of an array of structures. Each structure contains two members: `stat` - indicates whether the address is free or in use, and `(*p_sap_func)()` contains the address of the function to call. The index into the array of structures is the DSAP address. This speeds up processing by eliminating a linear search. `Delete_Dsap_Address(dsap)` simply uses the DSAP index to mark the `stat` field FREE.

### 4.5 APPLICATION LAYER

For most networks the application layer resides on top of several other layers referred to here as ULCS. These other layers in the OSI model run from the network layer through the presentation layer. The implementation of the ULCS layers is beyond the scope of this application note, however Intel provides these layers as well as the data link layer with the OpenNET product line. For the purpose of this application note the application layer resides on top of the data link layer and its use is to demonstrate, exercise and test the data link layer design example.

There can be several processes sitting on top of the data link layer. Each process appears as a SAP to the data link. The UAP module, which implements the application layer, is the only SAP residing on top of the data link layer in this application example. Other SAPs could certainly be added such as additional "connectionless" terminals, a networking gateway, or a transport layer, however in the interest of time this was not done.

#### 4.5.1 Application Layer Human Interface

The UAP provides a menu driven human interface via an async terminal connected to port B on the iSBC 186/51 board. The menu of the commands is listed in Figure 4.17 along with a description that follows:

T - Terminal Mode	M - Monitor Mode
X - High Speed Transmit Mode	V - Change Transmit Statistics
P - Print All Counters	C - Clear All Counters
A - Add a Multicast Address	Z - Delete a Multicast Address
S - Change the SSAP Address	D - Change the DSAP Address
N - Change Destination Node Address	L - Print All Addresses
R - Re-Initialize the Data Link	B - Change the Number Base

Figure 4-17. Menu of Data Link Driver Commands

**Terminal Mode** - implements a virtual terminal with datagram capability (connectionless "class 1" service). This mode can also be thought of as an async to IEEE 802.2/802.3 protocol converter.

**Monitor Mode** - allows the station to repeatedly transmit any size frame to the cable. While in the Monitor Mode, the terminal provides a dynamic update of 6 station related parameters.

**High Speed Transmit Mode** - sends frames to the cable as fast as the software possibly can. This mode demonstrates the throughput performance of the Data Link Driver.

**Change Transmit Statistics** - When Transmit Statistics is on several transmit statistics are gathered during transmission. If Transmit Statistics is off, statistics are not gathered and the program jumps over the section of code in the interrupt routine which gathers these statistics. The transmission rate is slightly increase when Transmit Statistics is off.

**Print All Counters** - Provides current information on the following counters.

- Good frames transmitted:
- Good frames received:
- CRC errors received:
- Alignment errors received:
- Out of Resource frames:
- Receiver overrun frames:

Each time a frame has been successfully transmitted the Good frames transmitted count is incremented. The same holds true for reception. CRC, Alignment, Out of Resources, and Overrun Errors are all obtained from the SCB. Underrun, lost CRS, SQE error, Max retry, and Frames that deferred are all transmit statistics that are obtained from the Transmit command status word. 82586 Reset is a count which is incremented each time the 82586 locks up. This count has never normally been incremented.

Clear All Counters - Resets all of the counters.

Add/Delete Multicast Address - Adds and Deletes Multicast Addresses.

Change SSAP Address - Deletes the previous SSAP and adds a new one to the active list. The SSAP in this case is this stations LSAP. When a frame is received, the DSAP address in the frame received is compared with any active LSAPs on the list. The SSAP is also used in the SSAP field of all transmitted frames.

Change DSAP Address - Delete the old DSAP and add a new one. The DSAP is the address of the LSAP which all transmit frames are sent to.

Change Destination Node Address - Address a new node.

Print All Addresses - Display on the terminal the station address, destination address, SSAP, DSAP, and all multicast addresses.

Re-initialize Data Link - This causes the Data Link to completely reinitialize itself. The 82586 is reset and

iSDM 86 Monitor, V1.0

Copyright 1983 Intel Corporation

.G D000:6

```

*****
*
* 82586 IEEE 802.2/802.3 Compatible Data Link Driver *
*
*****

```

Passed Diagnostic Self Tests

Enter the Address of the Destination Node in Hex -> 00AA0000179E

Enter this Station's LSAP in Hex -> 20

Enter the Destination Node's LSAP in Hex -> 20

Do you want to Load any Multicast Addresses? (Y or N) -> Y

Enter the Multicast Address in Hex -> 00AA00111111

Would you like to add another Multicast Address? (Y or N) -> N

This Station Host Address is: 00AA00001868

The Address of the Destination Node is: 00AA0000179E

This Station's LSAP Address is: 20

The Address of the Destination LSAP is: 20

The following Multicast Addresses are enabled: 00AA00111111

reinitialized, and the selftest diagnostic and loopback tests are executed. The results of the diagnostics are printed on the terminal. The possible output messages from the 82586 selftest diagnostics are:

Passed Diagnostic Self Tests

Failed: Self Test Diagnose Command

Failed: Internal Loopback Self Test

Failed: External Loopback Self Test

Failed: External Loopback Through Transceiver Self Test

Change Base - Allows all numbers to be displayed in Hex or Decimal.

### 4.5.2 A Sample Session

The following text was taken directly from running the Data Link software on a 186/51 board. It begins with the iSDM monitor signing on and continues into executing the Data Link Driver software.

Commands are:

- |                                     |                                |
|-------------------------------------|--------------------------------|
| T - Terminal Mode                   | M - Monitor Mode               |
| X - High Speed Transmit Mode        | V - Change Transmit Statistics |
| P - Print All Counters              | C - Clear All Counters         |
| A - Add a Multicast Address         | Z - Delete a Multicast Address |
| S - Change the SSAP Address         | D - Change the DSAP Address    |
| N - Change Destination Node Address | L - Print All Addresses        |
| R - Re-Initialize the Data Link     | B - Change the number Base     |

Enter a command, type H for Help --> P

```

Good frames transmitted:    24      Good frames received:    1
CRC errors received:       0      Alignment errors received: 0
Out of Resource frames:    0      Receiver overrun frames: 0
82586 Reset:              0      Transmit underrun frames: 0
Lost CRS:                 0      SQE errors:             9
Maximum retry:            0      Frames that deferred:   4
  
```

Enter a command, type H for Help --> T

Would you like the local echo on? (Y or N) --> Y

This program will now enter the terminal mode.

Press ^C then CR to return back to the menu

Hello this is a test.

/\*^C CR \*/

Enter a command, type H for Help --> M

Do you want this station to transmit? (Y or N) --> Y

Enter the number of data bytes in the frame --> 1500

Hit any key to exit Monitor Mode.

# of Good Frames Transmitted	# of Good Frames Received	CRC Errors	Alignment Errors	No Resource Errors	Receive Overrun Errors
32	0	00000	00000	00000	00000

/\* CR \*/

Enter a command, type H for Help --> X

Hit any key to exit High Speed Transmit Mode.

/\* CR \*/

Enter a command, type H for Help --> R

Passed Diagnostic Self Tests

### 4.5.3 Terminal Mode

The Terminal mode buffers characters received from the terminal and sends them in a frame to the cable. When a frame is received from the cable, data is extracted and sent to the terminal. One of three events initiate the UAP to send a frame providing there is data to send: buffering more than 1500 bytes, receiving a Carriage Return from the terminal, or receiving an interrupt from the virtual terminal timer.

The virtual terminal timer employs timer 1 in the 80130 to cause an interrupt every .125 seconds. Each time the interrupt occurs the software checks to see if it received one or more characters from the terminal. If it did, then it sends the characters in a frame.

The interface to the async terminal is a 256 byte software FIFO. Since the terminal communication is full duplex, there are two half duplex FIFOs: a Transmit FIFO and a Receive FIFO. Each FIFO uses two functions for I/O: `Fifo_In()` and `Fifo_Out()`. A block diagram is displayed in Figure 4-18.

The serial I/O for the async terminal interface is always polled except in the Terminal mode where it is interrupt driven. The Terminal mode begins by enabling the 8274 receive interrupt but leaves the 8274 transmit interrupt disabled. This way any characters received from the terminal will cause an interrupt. These characters are then placed in the Transmit FIFO. The only time

the 8274 transmit interrupt is enabled is when the Receive FIFO has data in it. The receive FIFO is filled from frames being received from the cable. Each time a transmit interrupt occurs a byte is removed from the Receive FIFO and written to the 8274. When the Receive FIFO empties, the 8274 transmit interrupt is disabled.

The flow control implemented for the terminal interface is via RTS and CTS. When the Transmit FIFO is full, RTS goes inactive preventing further reception of characters. If the Receive FIFO is full, receive frames are lost because there is no way for the data link using class 1 service to communicate to the remote station that the buffers are full. Lost receive frames are accounted for by the Out of Resources Frame counter.

The Async Terminal bit rate sets the throughput capability of the station in the terminal mode because the bottle neck for this network is the RS232 interface. Using this fact a simple test was conducted to verify the data link driver's capability of switching between the receiver's No Resource state and the Ready State. For example if station B is sending frames in the High Speed Transmit mode to station A which is in the Terminal mode, frames will be lost in station A. Under these circumstances station A's receiver will be switching from Ready state to Out of Resources state. The sum of Good frames received plus Out of Resource frames from station A should equal Good frames transmitted from station B; unless there were any underruns or overruns.

Table 4.1 FIFO State Table

Function	Present State	Next State	Action
FIFO_T_IN()	EMPTY	IN USE	Start Filling Transmit Buffer
	IN USE	FULL	Shut Off RTS
FIFO_T_OUT()	FULL	IN USE	Enable RTS
	IN USE	EMPTY	Stop Filling Transmit Buffer
FIFO_R_IN()	EMPTY	IN USE	Turn on TxInt
	IN USE	FULL	Stop Filling FIFO from Receive Buffer
FIFO_R_OUT()	FULL	IN USE	Start Filling FIFO from Receive Buffer
	IN USE	EMPTY	Turn Off TxInt




Figure 4-18  
4-18



**4.5.3.1 SENDING FRAMES**

The Terminal Mode is entered when the Terminal\_Mode() function is called from the Menu interface. The Terminal\_Mode() function is one big loop, where each pass sends a frame. Receiving frames in the Terminal Mode is handled on an interrupt driven basis which will be discussed next.

The loop begins by getting a TBD from the 82586 handler. The first three bytes of the first buffer are loaded with the IEEE 802.2 header information. The loop then waits for the Transmit FIFO to become not EMPTY, at which point a byte is removed from the Transmit FIFO and placed in the TBD. After each byte is removed from the Transmit FIFO several conditions are tested to determine whether the frame needs to be transmitted, or whether a new buffer must be obtained. A frame needs to be transmitted if: a Carriage Return is received, the maximum frame length is reached, or the send\_frame flag is set by the virtual terminal timer. A new buffer must be obtained if none of the above is true and the max buffer size is reached.

If a frame needs to be sent the last TBD's EOP bit is set and its buffer count is updated. The 82586 Handler's Send\_Frame() function is called to transmit the frame, and continues to be called until the function returns TRUE.

The loop is repeated until a ^C followed by a Carriage Return is received.

**4.5.3.2 RECEIVING FRAMES**

Upon initialization the UAP module calls the Add\_Dsap\_Address(dsap, pfunc) function in the LLC module. This function adds the UAP's LSAP to the active list. The pfunc parameter is the address of the function to call when a frame has been received with the UAP's LSAP address. This function is Recv\_Data\_1(). Recv\_Data\_1() looks at the control field of the frame received and determines the action required.

The commands and responses handled by Recv\_Data\_1() are the same as the Station Component's commands and responses given in Figure 4-15. One difference is that Recv\_Data\_1() will process a UI command while the Station Component will ignore a UI command addressed to it.

Recv\_Data\_1() will discard any UI frames received unless it is in the Terminal Mode. When in the Terminal Mode, Recv\_Data\_1() skips over the IEEE 802.2 header information and uses the length field to determine the number of bytes to place in the Receive FIFO. Before a byte is placed in the FIFO, the FIFO status is checked to make sure it is not full. Recv\_Data\_1() will move all of the data from the frame into the Receive FIFO before returning.

When a frame is received by the 82586 handler an interrupt is generated. While in the 82586 interrupt routine the receive frame is passed to the LLC layer and then to the UAP layer where the data is placed in the Receive FIFO by Recv\_Data\_1(). Since Recv\_Data\_1() will not return until all of the data from the frame has been moved into the Receive FIFO, the 8274 transmit interrupt must be nested at a higher priority than the 82586 interrupt to prevent a software lock. For example if a frame is received which has more than 256 bytes of data, the Receive FIFO will fill up. The only way it can empty is if the 8274 interrupt can nest the 82586 interrupt service routine. If the 8274 could not interrupt the 82586 ISR then the software would be stuck in Recv\_Data\_1() waiting for the FIFO to empty.

**4.5.4 Monitor Mode**

The Monitor Mode dynamically updates 6 station related parameters on the terminal as shown below.

The Monitor\_Mode() function consists of one loop. During each pass through the loop the counters are updated, and a frame is sent. Any size frame can be transmitted up to a size of the maximum number of transmit buffers available. Frame sizes less than the minimum frame length are automatically padded by the 82586 Handler.

The data in the frames transmitted in the Monitor Mode are loaded with all the printable ASCII characters. This way when one station is in the Monitor Mode transmitting to another station in the Terminal Mode, the Terminal Mode station will display a marching pattern of ASCII characters.

# of Good Frames Transmitted	# of Good Frames Received	CRC Errors	Alignment Errors	No Resource Errors	Receive Overrun Errors
32	0	00000	00000	00000	00000

### 4.5.5 High Speed Transmit Mode

The High Speed Transmit Mode demonstrates the throughput performance of the 82586 Handler. The `Hs_Xmit_Mode()` function operates in a tight loop which gets a TBD, sets the EOF bit, and calls `Send_Frame()`. The flow chart for this loop is shown in Figure 4-19.

The loop is exited when a character is received from the terminal. Rather than polling the 8274 for a receive




Figure 4-19. High Speed Transmit Mode Flow Chart

buffer full status, the 8274's receive interrupt is used. When the `Hs_Xmit_Mode()` function is entered, the `hs_stat` flag is set true. If the 8274 receive interrupt occurs, the `hs_stat` flag is set false. This way the loop only has to test the `hs_stat` flag rather than calling `inb()` function each pass through the loop to determine whether a character has been received.

The performance measured on an 8 MHz 186/51 board is 593 frames per second. The bottle neck in the throughput is the software and not the 82586. The size of the buffer is not relevant to the transmit frame rate. Whether the buffer size is 128 bytes or 1500 bytes, linked or not, the frame rate is still the same. Therefore assuming a 1500 byte buffer at 593 frames per second, the effective data rate is 889,500 bytes per second.

This can easily be demonstrated by using two 186/51 boards running the Data Link software. The receiving stations counters should be cleared then placed in the Monitor mode. When placing it in the monitor mode, transmission should not be enabled. When the other station is placed in the High Speed Transmit Mode a timer should be started. One can use a stop watch to determine the time interval for transmission. The frame rate is determined by dividing the number of frames received in the Monitor station by the time interval of transmission.

# APPENDIX A COMPILING, LINKING, LOCATING, AND RUNNING THE SOFTWARE ON THE 186/51 BOARD

\*\*\*\*\* Instructions for using the 186/51 board \*\*\*\*\*

Use 27128A for no wait state operation. 27128s can be used but wait states will have to be added.

Copy HI.BYT and LO.BYT files into EPROMs  
PROMs go into U34 - HI.BYT and U39 - LO.BYT on the 186/51 board

## JUMPERS REQUIRED

Jumper the 186/51 board for 16K byte PROMs in U34 and U39 Table 2-5 in 186/51 HARDWARE REFERENCE MANUAL (Rev-001)

<b>186/51(ES)</b>	<b>186/51 (S)/186/51</b>
E151-E152 OUT	E199-E203 OUT
E152-E150 IN	E203-E191 IN
E94-E95 IN	E120-E119 IN
E100-E106 IN	E116-E112 IN
E107-E113 IN	E111-E107 IN
E133-E134 IN	E94-E93 IN

also change interrupt priority jumpers - switch 8274 and 82586 interrupt priorities

E36-E44 OUT	E43-E47 OUT
E39-E47 OUT	E46-ES0 OUT
E37-E45 OUT	E44-E48 OUT

## WIRE WRAP

E36-E47 IN	E43-E50 IN
E39-E44 IN	E46-E47 IN
E79-E45 IN	E90-E48 IN

## USE SDM MONITOR

The SDM Monitor should have the 82586's SCP burned into ROM. The ISCP is located at OFFFOH. Therefore for the SCP the value in the SDM ROM should be:

ADDRESS	DATA
FFFF6H	XXOOH
FFFF8H	XXXXH
FFFFAH	XXXXH
FFFFCH	FFFOH
FFFFEH	XXOOH

To run the program begin execution at 0D000:6H

I.E. G D000:6

GOOD LUCK!

\*\*\*\*\* submit file for compiling one module: \*\*\*\*\*

run

cc86:86 :F6:%0 LARGE ROM DEBUG DEFINE(DEBUG) include:(F6)

exit

\*\*\*\*\* submit file for linking and locating: \*\*\*\*\*

run

link86 :F6:assy.obj, :F6:dld.obj, :F6:llc.obj, &

:F6:uap.obj, lclib.lib to :F6:dld.lnk segsize(stack(4000h)) notype

loc86 :F6:dld.lnk to :F6:dld.loc&

initcode (0D0000H) start(begin) order(classes(data, stack, code)) &  
addresses(classes(data(3000H), stack(0C000H), code(0D0020H)))

oh86 :F6:dld.loc to :F6:dld.rom

exit

\*\*\*\*\* submit file for burning EPROMs using IPFS: \*\*\*\*\*

ipps

i 86

f :F6:dld.rom (0d0000h)

3

2

1

0 to :F6:lo.byt

y

1 to :F6:hi.byt

y

t 27128

9

c :F6:lo.byt t p

n

C :F6:hi.byt t p

n

exit



/PCO/USR/CHUCK/CSRC/DLD.H

```

/*****
*
*                               82586 Structures and Constants
*
*****/

/* general purpose constants */

#define INUSE      0
#define EMPTY     1
#define FULL      2
#define FREE      1
#define TRUE      1
#define FALSE     0
#define NULL      0xFFFF

/* Define Data Structures */

#define RBUF_SIZE      128 /* receive buffer size */
#define TBUF_SIZE      128 /* transmit buffer size */
#define ADD_LEN        6
#define MULTI_ADDR_CNT 16

typedef unsigned short int u_short;

/* results from Test_Link(): loaded into Self_Test char */

#define PASSED          0
#define FAILED_DIAGNOSE 1
#define FAILED_LPBK_INTERNAL 2
#define FAILED_LPBK_EXTERNAL 3
#define FAILED_LPBK_TRANSCEIVER 4

/* Frame Commands */
#define UI      0x03 /* Unnumbered Information Frame */
#define XID     0xAF /* Exchange Identification */
#define TEST    0xE3 /* Remote Loopback Test */
#define P_F_BIT 0x10 /* Poll/Final Bit Position */
#define C_R_BIT 0x01 /* Command/Response bit in SSAP */

#define DSAP_CNT      8 /* Number of allowable DSAPs; must be a multiple
                        of 2**N, and DSAP addresses assigned must be
                        divisible by 2**(8-N).
                        (i. e. the N LSBs must be 0) */

#define DSAP_SHIFT    5 /* DSAP_SHIFTS must equal 8-N */

#define XID_LENGTH    6 /* Number of Info bytes for XID Response frame */

/* System Configuration Pointer SCP */

struct SCP {
    u_short sysbus; /* 82586 bus width, 0 - 16 bits
                    1 - 8 bits */
};
```

```
/PCD/USR/CHUCK/CSRC/DLD.H
```

```
    u_short junk[2];
    u_short iscp1; /* lower 16 bits of iscp address */
    u_short iscp2; /* upper 8 bits of iscp address */
};
```

```
/* Intermediate System Configuration Pointer ISCP */
```

```
struct ISCP {
    u_short busy; /*set to 1 by cpu before its first CA,
                  cleared by 82586 after reading */
    u_short offset; /* offset of system control block */
    u_short base1; /* base of system control block */
    u_short base2;
};
```

```
/* System Control Block SCB */
```

```
struct SCB {
    u_short stat; /* Status word */
    u_short cmd; /* Command word */
    u_short cbl_offset; /* Offset of first command block in CBL */
    u_short rfa_offset; /* Offset of first frame descriptor in RFA */
    u_short crc_errs; /* CRC errors accumulated */
    u_short aln_errs; /* Alignment errors */
    u_short rsc_errs; /* Frames lost because of no Resources */
    u_short ovr_errs; /* Overrun errors */
};
```

```
/* Command Block */
```

```
struct CB {
    u_short stat; /* Status of Command */
    u_short cmd; /* Command */
    u_short link; /* link field */
    u_short parm1; /* Parameters */
    u_short parm2;
    u_short parm3;
    u_short parm4;
    u_short parm5;
    u_short parm6;
};
```

```
/* Multicast Address Command Block MA_CB */
```

```
struct MA_CB{
    u_short stat; /* Status of Command */
    u_short cmd; /* Command */
    u_short link; /* Link field */
    u_short mc_cnt; /* Number of MC addresses */
    char mc_addr[ADD_LEN*MULTI_ADDR_CNT]; /* MC address area */
};
```

```
/* Transmit Buffer Descriptor TBD */
```

```
struct TBD {
```

```

/PCO/USR/CHUCK/CSRC/DLD.H

```

```

    u_short act_cnt;    /* Number of bytes in buffer */
    u_short link;      /* offset to next TBD */
    u_short buff_l;    /* lower 16 bits of buffer address */
    u_short buff_h;    /* upper 8 bits of buffer address */
    struct TB *buff_ptr; /* not used by the 586: used by the
                        software to save address translation
                        routine. */
};

/* Transmit Buffers */
struct TB {
    char data [TBUF_SIZE];
};

/* Frame Descriptor FD */
struct FD {
    u_short stat;      /* Status Word of FD */
    u_short el_s;     /* EL and S bits */
    u_short link;     /* link to next FD */
    u_short rbd_offset; /* Receive buffer descriptor offset */
    char dest_addr[ADD_LEN]; /* Destination address */
    char src_addr[ADD_LEN]; /* Source address */
    u_short length;   /* Length field */
};

/* Receive Buffer Descriptor RBD */
struct RBD {
    u_short act_cnt;    /* Actual number of bytes received */
    u_short link;      /* Offset to next RBD */
    u_short buff_l;    /* Lower 16 bits of buffer address */
    u_short buff_h;    /* upper 8 bits of buffer address */
    u_short size;      /* size of buffer */
    struct RB *buff_ptr; /* not used by the 586: used by the
                        software to save address translation
                        routine. */
};

/* Receive Buffers */
struct RB {
    char data[RBUF_SIZE];
};

struct FRAME_STRUCT
{
    unsigned char dsap; /* Destination Service Access Point */
    unsigned char ssap; /* Source Service Access Point */
    unsigned char cmd;  /* ISO Data Link Command */
};

/* LSAP Address Table */
struct LAT {
    char stat; /* INUSE or FREE */
};

```



/PCD/USR/CHUCK/CSRC/DLD.H

```
        int      (*p_sap_func)(); /* Pointer to LSAP function; associated
        with dsap address */
    };

struct MAT {
    char    stat; /* Multicast Address Table */
            /* INUSE or FREE */
    char    addr[ADD_LEN]; /* actual mc address */
};

/* general purpose flags */

struct FLAGS {
    unsigned diag_done : 1; /* diagnose command complete */
    unsigned stat_on : 1; /* network diagnostic statistics on/off */
    unsigned reset_sema : 1; /* don't reset when this bit is set */
    unsigned reset_pend : 1; /* reset when this bit is set */
    unsigned lpbk_test : 1; /* loopback test flag */
    unsigned lpbk_mode : 1; /* loopback mode on/off */
};

/* General purpose bits */

#define ELBIT    0x8000
#define EDFBIT   0x8000
#define SBIT     0x4000
#define IBIT     0x2000
#define CBIT     0x8000
#define BBIT     0x4000
#define OKBIT    0x2000

/* SCB patterns */

#define CX       0x8000
#define FR       0x4000
#define CNA      0x2000
#define RNR      0x1000
#define RESET    0x0080
#define CU_START 0x0100
#define RU_START 0x0010
#define RU_ABORT 0x0040
#define CU_MASK  0x0700
#define RU_MASK  0x0070
#define RU_READY 0x0040

/* B2586 Commands */

#define NDP      0x0000
#define IA       0x0001
#define CONFIGURE 0x0002
#define MC_SETUP 0x0003
#define TRANSMIT 0x0004
#define TDR      0x0005
#define DUMP     0x0006
#define DIAGNOSE 0x0007
```





/PCO/USR/CHUCK/CSRC/DLD.H

/\* 82586 Command and Status Masks \*/

```
#define CMD_MASK          0x0007
#define NDERRBIT         0x2000
#define COLLMASK         0x000F
#define DEFERMASK        0x0080
#define NOCRSMASK        0x0400
#define UNDERRUNMASK     0x0100
#define SQEMASK          0x0040
#define MAXCOLMASK       0x0020
#define OUT_OF_RESOURCES 0x0200
```

/\* Configure Parameters \*/

```
#define FIFO_LIM         0x0800    /* use FIFO lim of 8 */
#define BYTE_CNT         0x0008
#define SRDY             0x0040
#define SAV_BF           0x0080
#define ADDR_LEN         0x0600    /* address length of 6 bytes */
#define AC_LDC           0x0800
#define PREAM_LEN        0x2000    /* preamble length of 8 bytes */
#define INT_LPBACK       0x4000
#define EXT_LPBACK       0x8000
#define LIN_PRID         0x0000    /* no priority */
#define ACR               0x0000
#define BOF_MET          0x0080
#define IFS              0x6000    /* IFS time 9.6 usec */
#define SLOT_TIME        0x0200    /* slot time 51.2 usec */
#define RETRY_NUM        0xF000    /* retry number 15 */
#define PRM              0x0001
#define BC_DIS           0x0002
#define MANCHESTER       0x0004
#define TOND_CRS         0x0008
#define NCRC_INS         0x0010
#define CRC_16           0x0020
#define BT_STUFF         0x0040
#define PAD              0x0080
#define CRSF             0x0000    /* no carrier sense filter */
#define CRS_SRC          0x0800
#define CDTF             0x0000    /* no collision detect filter */
#define CDT_SRC          0x8000
#define MIN_FRM_LEN      0x0040    /* 64 bytes */
#define MIN_DATA_LEN     MIN_FRM_LEN - 18 /* assumes Ethernet/IEEE 802.3
                                           frames with 6 bytes of address */
#define MAX_FRAME_SIZE  1500 - 3
```



/PC0/USR/CHUCK/CSRC/DLD.C

```

/*****
*
*                               82586 Handler
*
*****/

/* Define constants for storage area */

#define CB_CNT      8 /* Number of available Command Blocks */
#define FD_CNT     16 /* Number of available Frame Descriptors */
#define RBD_CNT    64 /* Number of available Receive Buffer descriptors */
#define TBD_CNT    16 /* Number of available Transmit Buffer descriptors */

/* loopback parameters passed to Configure() */

#define INTERNAL_LOOPBACK  0x4000
#define EXTERNAL_LOOPBACK 0x8000
#define NO_LOOPBACK       0x0000

#include "dld.h" /* 586 Data Structures */

/* 186 Timer Addresses */

#define TIMER1_CTL 0xFF5E
#define TIMER1_CNT 0xFF58
#define TIMER2_CTL 0xFF66
#define TIMER2_CNT 0xFF60

/* external functions */

/* I/O */
int   inw(); /* input word : inw(address) */
void  outw(); /* output word: outw(address, value) */
void  init_intv(); /* initialize the interrupt vector table */
void  enable(); /* enable 80186 interrupts */
void  disable(); /* disable 80186 interrupts */

extern char *Build_Ptr();

u_short  SEGMT; /* Data segment value */
char     *pNULL; /* NULL pointer */

/* Macro 'type' of definitions */

#define CA outw(0xCB,0) /* the command to issue a Channel Attention */

#define ESI_LOOPBACK outw(0xCB,0) /* put the ESI in Loopback */
#define NO_ESI_LOOPBACK outw(0xCB,8) /* take the ESI out of Loopback */

#define EOI_80130 outb(0xE0,0x63) /* End Of Interrupt */
#define TIMER1_EOI_80186 outw(0xFF22,0x04) /* EOI for Timer 1 on the 186 */
#define TIMER1_EOI_80130 outb(0xE0,0x64) /*EOI for 186's Timer1 on the 130 */

```

/PCO/USR/CHUCK/CSRC/DLD.C

```

/***** memory allocation *****/

int Self_Test;      /* used for diagnostic purposes */
u_short temp;      /* temporary storage */

#define LPBK_FRAME_SIZE 4 /* loopback frame storage */
char lpbk_frame[LPBK_FRAME_SIZE] = {
0x55, 0xAA, 0x55, 0xAA};

#define whoami_io_add 0x00F0 /* I/O address of Host Address Prom */
char whoami[ADD_LEN]; /* Ram array where host address is stored */

/* transmission statistic variables */

unsigned long good_xmit_cnt;
u_short underrun_cnt;
u_short no_crs_cnt;
unsigned long defer_cnt;
u_short sqe_err_cnt;
u_short max_col_cnt;
unsigned long recv_frame_cnt;
u_short reset_cnt;

/* Allocate storage for structures and buffers */

struct FLAGS flags;

/* 586 structures */

/* System Configuration Pointer: Rom Initialization */
/* struct SCP scp = {0x0000, 0x0000, 0x0000, 0xFF6, 0x0000}; */

/* struct ISCP iscp; Intermediate System Configuration Pointer */

struct SCB scb; /* System Control Block */

struct CB cb[CB_CNT], /* Command Blocks */
*cb_tos, *begin_cbl, *end_cbl;
/* pointer to the beginning of the free
command block list (cb_tos) and the
beginning and end of the 82586 cbl */

struct TBD tbd[TBD_CNT], /* Transmit Buffer Descriptor */
*tbd_tos; /* pointer to the free Transmit buffer
descriptors */

struct TB tbuf[TBD_CNT]; /* Transmit Buffers */

struct FD fd[FD_CNT], /* Frame Descriptors */
*begin_fd, *end_fd; /* pointers to the beginning and end of
the free FD list */

struct RBD rbd[RBD_CNT], /* Receive Buffer Descriptors */

```

/PCD/USR/CHUCK/CSRC/DLD.C

```

*begin_rbd, *end_rbd;          /* pointers to the beginning and the
                                end of the rbd list */

struct RB rbuf[RBD_CNT];      /* Receive Buffers */

struct MAT mat[MULTI_ADDR_CNT]; /* Multicast Address Table */
struct MA_CB ma_cb;           /* Multicast Address Command Block */

/* The following structures are used only in Reset_586() function */
struct CB res_cb;             /* Temporary CB for reinitializing the 586 */
struct MA_CB res_ma_cb;      /* Temporary MA_CB for reloading Multicast */

/* Hardware Support Functions */

Enable_586_Int()
{
    int c;

    c = inb(0xE2);             /* read the 80130 interrupt mask register */
    outb(0xE2, 0x00F7 & c); /* write to the 80130 interrupt mask register */
}

Disable_586_Int()
{
    int c;

    c = inb(0xE2);
    outb(0xE2, 0x000B | c);
}

Set_Timeout()
{
    outw(TIMER1_CNT, 0);      /* Write a 0 to Timer1 count register */
    outw(0xFF5E, 0xE009);    /* Set ENable bit in Timer1 Mode/Control register */
}

Reset_Timeout()
{
    outw(0xFF5E, 0x6009);    /* Reset ENable bit in Timer1 Mode/Control register */
}

Init_Timer() /* 186's Timer 2 is a prescaler for Timer 1. It clocks Timer 1
              every 32.7 msec. The deadman timeout is set for 1.25 sec */
{
    outw(0xFF3B, 0x000C);    /* Set Timer1 Interrupt Control register */
    outw(0xFF62, 0xFFFF);    /* set max count register for timer2 to 0FFFFH */
    outw(0xFF5A, 3B);        /* set max count register A for timer 1 */
    outw(0xFF66, 0xC001);    /* Set Timer2 Mode/Control register */
    outw(0xFF5E, 0x6009);    /* Set Timer1 Mode/Control register */
    outw(0xFF2B, (inw(0xFF2B) & 0xFFEF)); /* Enable 186 Timer1 interrupt */
    outb(0xE2, (inb(0xE2) & 0x00EF)); /* enable 80130 interrupt from 80186 */
}

/* end hardware support functions */

Clear_Cnt()

```

```
/PCO/USR/CHUCK/CSRC/DLD.C
```

```
{
    scb.crc_errs = 0;          /* clear 586 error statistic counters */
    scb.aln_errs = 0;
    scb.rsc_errs = 0;
    scb.ovr_errs = 0;

    good_xmit_cnt = 0;        /* init data link statistics */
    underrun_cnt = 0;
    no_crs_cnt = 0;
    defer_cnt = 0;
    sqe_err_cnt = 0;
    max_col_cnt = 0;
    recv_frame_cnt = 0;
    reset_cnt = 0;
}

Init_586()
{
    struct ISCP *piscp;
    u_short i;
    struct MAT *pmat;

    NO_ESI_LOOPBACK; /* Done for 82501. Inactivates CRS if powered up
                      in loopback */
    ESI_LOOPBACK;

    init_intv(); /* Initialization DLDs interrupt vectors */

    Init_Timer();

    flags.reset_sema = 0; /* Initialize Reset Flags */
    flags.reset_pend = 0;
    flags.stat_on = 1;

    Disable_586_Int();

    piscp = 0x0000FFFO; /* Initialize the ISCP pointer*/
    piscp->busy = 1;
    piscp->offset = Offset(&scb);
    piscp->base1 = SEGMENT << 4;
    piscp->base2 = (SEGMENT >> 12) & 0x000F;

    pNULL = Build_Ptr(NULL); /* build a NULL pointer - 8086 type: 32 bits */
    Build_Rfa(); /* init Receive Frame Area */
    Build_Cb(); /* init Command Block list */
    ma_cb.cmd = 0; /* multicast address semaphore init */

    Clear_Cnt();

    scb.stat = 0;

    CA; /* wait for the 586 to complete initialization */

    for ( i = 0; i <= 0xFF00; i++)
```



/PCD/USR/CHUCK/CSRC/DLD.C

```
    if (scb.stat == (CX | CNA))
        break;

if (i > 0xFF00)
Fatal("DLD:init - Did not get an interrupt after Reset/CA\n");

/* Ack the reset Interrupt */
scb.cmd = (CX | CNA);
CA;
Wait_Scb();
Enable_586_Int();

scb.cb1_offset = Offset(&cb[0]); /* link scb to cb and fd lists */
scb.rfa_offset = Offset(&fd[0]);

/* move the prom bytes into whoami array */

for (i = 0; i < ADD_LEN; i++)
    whoami[ADD_LEN - 1 - i] = inb(whoami_io_add + i*2);

/* Initialization the Multicast Address Table */

for (pmat = &mat[0]; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
    pmat->stat = FREE;

Configure(INTERNAL_LOOPBACK); /* Put 586 in internal loopback */

SetAddress(); /* Set up the station address */

/* run diagnostics */

Test_Link();

if (Self_Test != PASSED)
    return(Self_Test);

Configure(NO_LOOPBACK); /* Configure the 82586 */

return(Self_Test);
}

Build_Rfa()
{
    struct FD *pfd;
    struct RBD *prbd;
    struct RB *pbuf;
    unsigned long badd;

/* Build a linear linked frame descriptor list */

for (pfd = &fd[0]; pfd <= &fd[IFD_CNT - 1]; pfd++) {
    pfd->stat = pfd->el_s = 0;
    pfd->link = Offset(pfd+1);
    pfd->rbd_offset = NULL;
}
}
```



/PCO/USR/CHUCK/CSRC/DLD.C

```
end_fd = --pfd;          /* point to &fd[FD_CNT - 1] */
pfd->link = NULL;       /* last fd link is NULL */
pfd->el_s = ELBIT;      /* last fd has EL bit set */
begin_fd = pfd = &fd[0]; /* point to first fd */
pfd->rbd_offset = Offset(&rbd[0]); /* link first fd to first rbd */

/* Build a linear linked receive buffer descriptor list */
for (prbd = &rbd[0], pbuf = &rbuf[0]; prbd <= &rbd[RBD_CNT - 1];
    prbd++, pbuf++) {
    badd = SEGMT << 4;
    badd += Offset(pbuf);
    prbd->buff_l = badd;
    prbd->buff_h = badd >> 16;
    prbd->buff_ptr = pbuf;

    prbd->act_cnt = 0;
    prbd->link = Offset(prbd + 1);
    prbd->size = RBUF_SIZE;
}

end_rbd = --prbd;
prbd->link = NULL;      /* last rbd points to NULL */
prbd->size |= ELBIT;    /* last rbd has el bit set */

begin_rbd = &rbd[0];
}

Build_Cb() /* Build a stack of free command blocks */
{
    struct CB *pcb;
    struct TBD *ptbd;
    struct TB *pbuf;
    unsigned long badd;

    for (pcb = &cb[0]; pcb <= &cb[CB_CNT - 1]; pcb++) {
        pcb->stat = 0;
        pcb->cmd = ELBIT;
        pcb->link = Offset(pcb + 1);
    }
    --pcb;
    begin_cbl = end_cbl = pNULL;
    pcb->link = NULL;
    cb_tos = &cb[0];

    /* Build a stack of transmit buffer descriptors */
    for (ptbd = &tbd[0], pbuf = &tbuf[0]; ptbd <= &tbd[TBD_CNT - 1];
        ptbd++, pbuf++) {

        ptbd->act_cnt = TBUF_SIZE;
        ptbd->link = Offset(ptbd + 1);

        badd = SEGMT << 4;
```

```
/PCO/USR/CHUCK/CSRC/DLD.C
```

```

    badd += Offset(pbuf);
    ptbd->buff_l = badd;
    ptbd->buff_h = badd >> 16;
    ptbd->buff_ptr = pbuf;
}

--ptbd;
ptbd->link = NULL; /* last tbd link is NULL */
tbd_tos = &tbd[0]; /* Set the Top Of the Stack */
}

/* Get a Command Block from the free list */
struct CB *Get_Cb() /* return a pointer to a free command block */
{
    struct CB *pcb;

    if (Offset(pcb = cb_tos) == NULL)
        return(pNULL);
    cb_tos = (struct CB *) Build_Ptr(pcb->link);
    pcb->link = NULL;
    return(pcb);
}

/* Put a Command Block back onto the free list */
Put_Cb(pcb)
    struct CB *pcb;
{
    pcb->stat = 0;
    pcb->link = Offset(cb_tos);
    cb_tos = pcb;
}

struct TBD *Get_Tbd() /* return a pointer to a free transmit buffer
                      descriptor */
{
    struct TBD *ptbd;

    flags.reset_sema = 1;
    Disable_586_Int();
    if ((ptbd = tbd_tos) != pNULL) {
        tbd_tos = (struct TBD *) Build_Ptr(ptbd->link);
        ptbd->link = NULL;
    }
    Enable_586_Int();
    flags.reset_sema = 0;
    if (flags.reset_pend == 1)
        Reset_586();
    return(ptbd);
}

Put_Tbd(ptbd)

```



/PCO/USR/CHUCK/CSRC/DLD.C

```

struct    TBD    *ptbd;
{
    struct    TBD    *p ;

    /* find the end of the tbd list returned. ptbd is the beginning */
    for (p = ptbd; p->link != NULL; p = (struct TBD *) Build_Ptr(p->link)) ;

    p->act_cnt = TBUF_SIZE;    /* clear EOFBIT and update size on last tbd */
    p->link = Offset(tbd_tos);
    tbd_tos = ptbd;
}

```

SetAddress()

```

{
    struct CB *pcb;

#ifdef DEBUG
    if ((pcb = Get_Cb()) == pNULL)
        Fatal("dld.c - SetAddress - couldn't get a CB\n");
#else
    pcb = Get_Cb();
#endif /* DEBUG */

    bcopy((char *)&pcb->parml, &whoami[0], ADD_LEN); /* move the prom
                                                         address to IA cmd */
    pcb->cmd = IA | ELBIT;

    Issue_CU_Cmd(pcb);
}

```

Wait\_Scb() /\* wait for the scb command word to be clear \*/

```

{
    u_short    i, stat;

    for (stat = FALSE; stat == FALSE; ) {
        for (i=0; i<=0xFF00; i++)
            if (scb.cmd == 0)
                break;

        if (i > 0xFF00) {
            Bug("DLD: Scb command not clear\n");
            CA;
        }
        else
            stat = TRUE;
    }
}

```

```
/PCD/USR/CHUCK/CSRC/DLD.C
```

```
}
```

```
Issue_CU_Cmd(pcb) /* Queue up a command and issue a start CU command if no
other commands are queued */
```

```
    struct CB *pcb;
{
    Disable_586_Int();
    if (begin_cbl == pNULL) { /* if the list is inactive start CU */
        begin_cbl = end_cbl = pcb;
        scb.cbl_offset = Offset(pcb);
        Wait_Scb();
        scb.cmd = CU_START;
        Set_Timeout(); /* set deadman timer for CU */
        CA;
    }
    else {
        end_cbl->link = Offset(pcb);
        end_cbl = pcb;
    }
    Enable_586_Int();
}
```

```
Isr7()
```

```
{
    outb(0xE0, 0x67); /* EDI B0130 */
}
```

```
Isr6()
```

```
{
    Write("\nInterrupt 6\n");
    outb(0xE0, 0x66); /* EDI B0130 */
}
```

```
Isr5()
```

```
{
    Write("\nInterrupt 5\n");
    outb(0xE0, 0x65); /* EDI B0130 */
}
```

```
/* Deadman Timer Interrupt Service Routine */
```

```
Isr_Timeout() /* Interrupt 4 */
```

```
{
    Reset_Timeout();
    if (flags.reset_sema == 1)
        flags.reset_pend = 1;
    else
        Reset_586();

    TIMER1_EOI_B0186;
    TIMER1_EOI_B0130;
}
```

```
/* Interrupt 0 is Uart in UAP Module */
/* Interrupt 2 is Timer in UAP Module */
```

```
/PCO/USR/CHUCK/CSRC/DLD.C
```

```

Isr1()
{
    Write("\nInterrupt 1\n");
    outb(0xE0, 0x61); /* EDI 80130 */
}

/* 586 Interrupt service routine: Interrupt 3 */

Isr_586()
{
    u_short    stat_scb;
    struct CB   *pcb;

    enable(); /* nesting only the uart interrupt */

    Wait_Scb();
    scb.cmd = (stat_scb = scb.stat) & (CX | CNA | FR | RNR);
    CA;

    if (stat_scb & (FR | RNR))
        Recv_Int_Processing();

    if (stat_scb & CNA) { /* end of cb processing */

        Reset_Timeout(); /* clear deadman timer */
        pcb = Build_Ptr(scb.cb1_offset);

#ifdef DEBUG
        if (begin_cb1 == pNULL){
            Bug("DLD: begin_cb1 == NULL in interrupt routine\n");
            return;
        }

        if ((pcb->stat & 0xC000) != 0x8000)
            Fatal("DLD: C bit not set or B bit set in interrupt routine\n");
#endif

        switch (pcb->cmd & CMD_MASK) {

            case TRANSMIT:

                if (flags.stat_on == 1) { /* if Transmit Statistics are collected do */

                    /* if sqe bit = 0 and there were no collisions -> sqe error
                    this condition will occur on the first transmission if
                    there were no collisions, or if the previous transmit
                    command reached the max collision count, and the current
                    transmission had no collisions */

                    if ((pcb->stat & (SGEMASK | MAXCOLMASK | COLLMASK)) == 0)
                        ++sqe_err_cnt;

                    if (pcb->stat & DEFERMASK)
                        ++defer_cnt;
                }
            }
        }
}

```

/PCO/USR/CHUCK/CSRC/DLD.C

```

        if (pcb->stat & NOERRBIT)
            ++good_xmit_cnt;
        else {

            if (pcb->stat & NOCRSMASK)
                ++no_crs_cnt;
            if (pcb->stat & UNDERRUNMASK)
                ++underrun_cnt;
            if (pcb->stat & MAXCOLMASK)
                ++max_col_cnt;
        }
    }
    if (pcb->parm1 != NULL)
        Put_Tbd(Build_Ptr(pcb->parm1));
    break;

case DIAGNOSE:

    flags.diag_done = 1;
    if ((pcb->stat & NOERRBIT) == 0)
        Self_Test = FAILED_DIAGNOSE;
    break;

default:
    ;
}

/* check to see if another command is queued */

if (pcb->link == NULL)
    begin_cbl = pNULL;

else { /* restart the CU and execute the next command on the cbl */

    begin_cbl = Build_Ptr(pcb->link);
    scb.cbl_offset = pcb->link;
    Wait_Scb();
    scb.cmd = CU_START;
    CA;
    Wait_Scb();
    Set_Timeout(); /* START deadman timer */
}

if ((pcb->cmd & CMD_MASK) == MC_SETUP)
    pcb->cmd = 0; /* clear MC_SETUP cmd word, this will implement a
                lock semaphore so that it won't be reused until
                it is completed */
else
    Put_Cb(pcb); /* Don't return MC_SETUP cmd block. It's not a
                general purpose command block from free CB list */
}
disable(); /* disable cpu int so that the 586 isr will not nest */
EOI_80130;
}

```



/PCO/USR/CHUCK/CSRC/DLD.C

```
Recv_Int_Processing()
{
    struct    FD    *pfd; /* points to the Frame Descriptor */
    struct    RBD    *q, /* points to the last rbd for the frame */
             *prbd; /* points to the first rbd for the frame */

    for (pfd = begin_fpd; pfd != pNULL; pfd = begin_fpd)
        if (pfd->stat & CBIT) {
            begin_fpd = (struct FD *) Build_Ptr(pfd->link);
            prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);
            if (prbd != pNULL) { /* check to see if a buffer is attached */

#ifdef DEBUG
                if (prbd != begin_rbd)
                    Fatal("DLD: prbd != begin_rbd in Recv_Int_Processing\n");
#endif /* DEBUG */
                for (q = prbd; (q->act_cnt & EOFBIT) != EOFBIT;
                    q = (struct RBD *) Build_Ptr(q->link));

                    begin_rbd = (struct RBD *) Build_Ptr(q->link);
                    q->link = NULL;
                }
            if (pfd->stat & OUT_OF_RESOURCES)
                Put_Free_RFA(pfd);
            else {
                /* if the DLD is in a loopback test, check the frame rcv */
                if (flags.lpbk_mode == 1)
                    Loopback_Check(pfd);
                else

                /* if it's a multicast address check to see if it's
                   in the multicast address table, if not discard the frame */

                if ( ((pfd->dest_addr[0] & 01) == 01) && (!Check_Multicast(pfd)) )
                    Put_Free_RFA(pfd);
                else
                {
                    Recv_Frame(pfd);
                    ++rcv_frame_cnt;
                }
            }
        }
    else {
        Ru_Start(); /* If RU has gone into no resources, restart it */
        break;
    }
}

Loopback_Check(pfd) /* Called by Recv_Int_Processing; checks address
                    and data of potential loopback frame */
{
    struct FD *pfd;

    struct RBD *prbd;
    struct RB *pbuf;
```

```
/PCD/USR/CHUCK/CSRC/DLD.C
```

```

if ( memcmp((char *) &pfd->src_addr[0], &whoami[0], ADD_LEN) != 0 ) {
    Put_Free_RFA(pfd);
    return;
}
prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset); /* point to receive
                                                    buffer descriptor */
pbuf = (struct RB *) prbd->buff_ptr; /* point to receive buffer */

if ( memcmp((char *) pbuf, &lpbk_frame[0], LPBK_FRAME_SIZE) != 0 ) {
    Put_Free_RFA(pfd);
    return;
}

flags.lpbk_test = 1; /* passed loopback test */
Put_Free_RFA(pfd);
}

Check_Multicast(pfd) /* returns true if multicast address is in MAT */
{
    struct    FD *pfd;

    struct    MAT *pmat;

    for (pmat = &mat[0]; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
        if ( pmat->stat == INUSE &&
             (memcmp((char *) &pfd->dest_addr[0], &pmat->addr[0], ADD_LEN) == 0) )
            break;

    if (pmat > &mat[MULTI_ADDR_CNT - 1])
        return(FALSE);
    return(TRUE);
}

/* Test the Link function: executes Diagnose and Loopback tests */
Test_Link()
{
    Self_Test = PASSED;
    Diagnose();
    if (Self_Test == FAILED_DIAGNOSE)
        return;
    Ru_Start(); /* start up the RU for loopback tests */
    flags.lpbk_mode = 1; /* go into loopback mode */

    flags.lpbk_test = 0; /* set loopback test to false */
    Send_Lpbk_Frame(); /* internal loopback test */
    if (flags.lpbk_test == 0) {
        Self_Test = FAILED_LPBK_INTERNAL;
        flags.lpbk_mode = 0;
        return;
    }

    flags.lpbk_test = 0;
    Configure(EXTERNAL_LOOPBACK); /* external loopback test w/ ESI in lpbk */
    Send_Lpbk_Frame();
    if (flags.lpbk_test == 0) {
        Self_Test = FAILED_LPBK_EXTERNAL;
    }
}

```

/PCO/USR/CHUCK/CSRC/DLD.C

```

        flags.lpbk_mode = 0;
        return;
    }

    flags.lpbk_test = 0; /* external loopback test through transceiver */
    NO_ESI_LOOPBACK;
    Send_Lpbk_Frame();
    if (flags.lpbk_test == 0)
        Self_Test = FAILED_LPBK_TRANSCEIVER;

    flags.lpbk_mode = 0; /* leave loopback mode */
}

Send_Lpbk_Frame()
{
    struct   TBD    *ptbd;
    int      i;

    for (i = 0; i < B; i++) { /* send lpbk frame B times, since it's
                               best effort delivery */

#ifdef DEBUG
        if ((ptbd = Get_Tbd()) == pNULL)
            Fatal("dld - Send_Lpbk_Frame - couldn't get a TBD\n");
#else
        ptbd = Get_Tbd();
#endif /* DEBUG */

        ptbd->act_cnt = EOFBIT ! LPBK_FRAME_SIZE;
        bcopy((char *) ptbd->buff_ptr, &lpbk_frame[0], LPBK_FRAME_SIZE);

        while(!Send_Frame(ptbd, &whoami[0]));
    }
}

Diagnose()
{
    struct   CB     *pcb;

#ifdef DEBUG
        if ((pcb = Get_Cb()) == pNULL)
            Fatal("dld - Diagnose - couldn't get a CB\n");
#else
        pcb = Get_Cb();
#endif /* DEBUG */

    flags.diag_done = 0;
    Self_Test = FALSE;
    pcb->cmd = DIAGNOSE ! ELBIT;

    Issue_CU_Cmd(pcb);

    while (flags.diag_done == 0); /* wait for Diag cmd to finish */
}

```

```
/PCO/USR/CHUCK/CSRC/DLD.C
```

```

}

Configure(loopflag)
    u_short loopflag;
{
    struct CB *pcb;

#ifdef DEBUG
    if ((pcb = Get_Cb()) == pNULL)
        Fatal("dld - Configure - couldn't get a CB\n");
#else
    pcb = Get_Cb();
#endif /* DEBUG */

    /* Ethernet default parameters */

    pcb->parm1 = 0x080C;
    pcb->parm2 = 0x2600 | loopflag;
    pcb->parm3 = 0x6000;
    pcb->parm4 = 0xF200;
    pcb->parm5 = 0x0000;
    if (loopflag == NO_LOOPBACK)
        pcb->parm6 = 0x0040;
    else
        pcb->parm6 = 0x0006; /* loopback frame is less bytes than
                               the minimum frame length */
    pcb->cmd = CONFIGURE | ELBIT;

    Issue_CU_Cmd(pcb);
}

/* Send a frame to the cable, pass a pointer to the destination address
and a pointer to the first transmit buffer descriptor. */

Send_Frame(ptbd, padd) /* returns false if it can't get a Command block */
struct TBD *ptbd;
char *padd;
{
    struct CB *pcb;

    u_short length;

    flags.reset_sema = 1;

    if ((pcb = Get_Cb()) == pNULL) {
        flags.reset_sema = 0;
        if (flags.reset_pend == 1)
            Reset_586();
        return(FALSE);
    }

    pcb->parm1 = Offset(ptbd);
}

```



/PCO/USR/CHUCK/CSRC/DLD.C

```

/* move destination address to command block */
bcopy((char *)&pcb->parm2, (char *)padd, ADD_LEN);

/* calculate the length field by summing up all the buffers */
for (length = 0; ptbd->link != NULL; ptbd = Build_Ptr(ptbd->link))
    length += ptbd->act_cnt;

length += (ptbd->act_cnt & 0x3FFF); /* add the last buffer */

/* check to see if padding is required, do not do padding on loopback */

/* this will not work if MIN_DATA_LEN > TBUF_SIZE */
if ((length < MIN_DATA_LEN) && /* assumes a 4 byte CRC */
    (bcmp(&whoami[0], (char *)padd, ADD_LEN) != 0))

    ptbd->act_cnt = MIN_DATA_LEN | EOFBIT;

pcb->parm5 = length; /* length field */

pcb->cmd = TRANSMIT | ELBIT;

Issue_CU_Cmd(pcb);
flags.reset_sema = 0;
if (flags.reset_pend == 1)
    Reset_586();
return(TRUE);
}

Add_Multicast_Address(pma) /* pma - pointer to multicast address */
char *pma; /* returning false means the Multicast address
table is full */
{
    struct MAT *pmat;

    flags.reset_sema = 1;

/* if the multicast address is a duplicate of one already in the MAT,
then return */

    for (pmat = mat; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
        if ( pmat->stat == INUSE &&
            (bcmp( &pmat->addr[0], (char *) pma, ADD_LEN) == 0)) {
            return(TRUE);
        }

    for (pmat = mat; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
        if (pmat->stat == FREE) {
            pmat->stat = INUSE;
            bcopy( &pmat->addr[0], (char *) pma, ADD_LEN);
            break;
        }
}

```

/PCO/USR/CHUCK/CSRC/DLD.C

```

    }

    if (pmat > &mat[MULTI_ADDR_CNT - 1]) {
        flags.reset_sema = 0;
        if (flags.reset_pend == .1)
            Reset_586();
        return(FALSE);
    }

    Set_Multicast_Address();
    flags.reset_sema = 0;
    if (flags.reset_pend == 1)
        Reset_586();
    return(TRUE);
}

Delete_Multicast_Address(pma) /* returning false means the multicast address
                               was not found */
char *pma;
{
    struct MAT *pmat;

    flags.reset_sema = 1;

    for (pmat = mat; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
        if (pmat->stat == INUSE &&
            (bcmp(&pmat->addr[0], (char *) pma, ADD_LEN) == 0)) {
            pmat->stat = FREE;
            break;
        }

    if (pmat > &mat[MULTI_ADDR_CNT - 1]) {
        flags.reset_sema = 0;
        if (flags.reset_pend == 1)
            Reset_586();
        return(FALSE);
    }

    Set_Multicast_Address();
    flags.reset_sema = 0;
    if (flags.reset_pend == 1)
        Reset_586();
    return(TRUE);
}

Set_Multicast_Address()
{
    struct MAT *pmat;
    struct MA_CB *pma_cb;
    u_short i;

    i = 0;
    pma_cb = &ma_cb;
    while (pma_cb->cmd != 0) ; /* if the MA_CB is inuse, wait until it's free */
    pma_cb->link = NULL;
}

```

```
/PCO/USR/CHUCK/CSRC/DLD.C
```

```

for (pmat = mat; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
    if ( pmat->stat == INUSE) {
        bcopy( &pma_cb->mc_addr[i], &pmat->addr[0], ADD_LEN);
        i += ADD_LEN;
    }

pma_cb->mc_cnt = i;
pma_cb->cmd = MC_SETUP | ELBIT;

Issue_CU_Cmd(pma_cb);
}

Put_Free_RFA(pfd) /* Return Frame Descriptor and Receive Buffer
                  Descriptors to the Free Receive Frame Area */

{
    struct    FD      *pfd;

    struct    RBD      *prbd, /* points to beginning of returned RBD list */
              *q; /* points to end of returned RBD list */
    char      ru_start_flag_fd, /* indicates whether to restart RU */
              ru_start_flag_rbd;

    flags.reset_sema = 1;
    ru_start_flag_fd = ru_start_flag_rbd = FALSE;
    pfd->el_s = ELBIT;
    pfd->stat = 0;
    prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset); /* pick up the link to the rbd */
    pfd->link = pfd->rbd_offset = NULL;

    /* Disable_586_Int(); this command is only necessary in a multitasking
    program. However in this single task environment this routine is originally
    called from isr_586(), therefore interrupts are already disabled */

    if (begin_fd == pNULL)
        begin_fd = end_fd = pfd;
    else {
        end_fd->link = Offset(pfd);
        end_fd->el_s = 0;
        end_fd = pfd;
        ru_start_flag_fd = TRUE;
    }

    if (prbd != pNULL) { /* if there is a rbd attached to the fd then
                        find the beginning and end of the rbd list */

        for (q = prbd; q->link != NULL; q = Build_Ptr(q->link))
            q->act_cnt = 0;

        /* now prbd points to the beginning of the rbd list and
        q points to the end of the list */

        q->size = RBUF_SIZE | ELBIT;
        q->act_cnt = 0;
    }
}

```

```
/PCO/USR/CHUCK/CSRC/DLD.C
```

```

if (begin_rbd == pNULL) { /* if there is nothing on the list
                           create a new list */

    begin_rbd = prbd;
    end_rbd = q;
    if (prbd != q)
        ru_start_flag_rbd = TRUE; /* if there is more than one rbd
                                   returned start the RU */
}
else {
    /* if the rbd list already exists add on
       the new returned rbds */
    end_rbd->link = Offset(prbd);
    end_rbd->size = RBUF_SIZE;
    end_rbd = q;
    ru_start_flag_rbd = TRUE;
}
}
if (ru_start_flag_fd && ru_start_flag_rbd)
    Ru_Start();

/* Enable_586_Int(); if Disable_586_Int() is used above */

flags.reset_sema = 0;
if (flags.reset_pend == 1)
    Reset_586();
}

Ru_Start()
{
    if ((scb.stat & RU_MASK) == RU_READY) /* if the RU is already 'ready'
                                           then return */
        return;

    if ((begin_fd->stat & CBIT) == CBIT)
        return;

    begin_fd->rbd_offset = Offset(begin_rbd); /* link the beginning of the rbd
                                              list to the first fd */

    scb.rfa_offset = Offset(begin_fd);
    Wait_Scb();
    scb.cmd = RU_START;
    CA;
}

Software_Reset()
{
    scb.cmd = RESET;
    CA;
    Wait_Scb();
}

Issue_Reset_Cmnds()
{
    Wait_Scb();
    scb.cmd = CU_START;
    CA;
}

```

```
/PCQ/USR/CHUCK/CSRC/DLD.C
```

```

Wait_Scb();

outw(0xFF5E, 0);          /* shut off timer 1 interrupt */
outw(TIMER1_CNT, 0);
outw(0xFF5E, 0xC009);    /* use timer 1 without interrupt as a deadman */

while ((inw(0xFF5E) & 0x0020) == 0) /* if Max Cnt bit is set before CNA
                                     is set, 586 Cmd deadlocked */
    if ((scb.stat & CNA) == CNA)
        break;

if (scb.stat & CNA != CNA)
    Fatal("DLD: Issue_Reset_Cmds - Command deadlock during reset procedure\n");

Reset_Timeout();

scb.cmd = CNA; /* Acknowledge CNA interrupt */
CA;
Wait_Scb();
}

/* Execute a reset, Configure, SetAddress, and MC_Setup, then restart the
Receive Unit and the Command Unit */
Reset_586()
{
    struct    MAT    *pmat;
    u_short  i;

    ++reset_cnt;
    Disable_586_Int();
    ESI_LOOPBACK;
    Software_Reset();

    scb.stat = 0;

    CA; /* wait for the 586 to complete initialization */

    for (i = 0; i <= 0xFF00; i++)
        if (scb.stat == (CX | CNA))
            break;

    if (i > 0xFF00)
        Fatal("DLD: init - Did not get an interrupt after Software Reset\n");

    /* Ack the reset Interrupt */
    Wait_Scb();
    scb.cmd = (CX | CNA);
    CA;
    Wait_Scb();

#ifdef  DEBUG
    if (begin_cbl == pNULL)
        Fatal("DLD: begin_cbl = NULL in Reset_586");
#endif /* DEBUG */
}

```

/PCD/USR/CHUCK/CSRC/DLD.C

```

/* Configure the 586 */
/* Ethernet default parameters; Configure is not necessary when using
   default parameters */

res_cb.link = NULL;

res_cb.parm1 = 0x080C;
res_cb.parm2 = 0x2600;
res_cb.parm3 = 0x6000;
res_cb.parm4 = 0xF200;
res_cb.parm5 = 0x0000;
res_cb.parm6 = 0x0040;
res_cb.cmd   = CONFIGURE | ELBIT;

scb.cbl_offset = Offset(&res_cb.stat);

Issue_Reset_Cmds();

/* Set the Individual Address */

bcopy((char *) &res_cb.parm1, &whoami[0], ADD_LEN); /* move the prom
   address to IA cmd */
res_cb.cmd = IA | ELBIT;

Issue_Reset_Cmds();

/* reload the multicast addresses */

i = res_ma_cb.stat = 0;
res_ma_cb.link = NULL;

for (pmat = &mat[0]; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
    if ( pmat->stat == INUSE ) {
        bcopy( &res_ma_cb.mc_addr[i], &pmat->addr[0], ADD_LEN);
        i += ADD_LEN;
    }

res_ma_cb.mc_cnt = i;
res_ma_cb.cmd = MC_SETUP | ELBIT;
scb.cbl_offset = Offset(&res_ma_cb.stat);

Issue_Reset_Cmds();

/* Restart the Command Unit and the Receive Unit */

flags.reset_sema = 0;
flags.reset_pend = 0;

NO_ESI_LOOPBACK;

Recv_Int_Processing();

scb.cbl_offset = begin_cbl;
Wait_Scb();

```

```
/PCO/USR/CHUCK/CSRC/DLD.C
```

```
    scb.cmd = CU_START;
    Set_Timeout();      /* Set Deadman Timer */
    CA;
    Enable_586_Int();
}
```

```
/* bcopy -- byte copy routine */
bcopy(dst, src, nbytes)
char  *dst, *src;
int   nbytes;
{
    while (nbytes-- > 0) *dst++ = *src++;
}
```

```
/* bcmp -- byte compare */
bcmp(s1, s2, nbytes)
char  *s1, *s2;
int   nbytes;
{
    while (nbytes-- > 0 && *s1++ == *s2++);
    return(*--s1 - *--s2);
}
```



/PCQ/USR/CHUCK/CSRC/LLC.C

```

/*****
*
*           IEEE 802.2 Logical Link Control Layer
*           (Station Component)
*
*****/

#include "dld.h"

extern char *pNULL;

extern struct TBD *Get_Tbd();
extern char *Build_Ptr();

readonly char xid_frame[XID_LENGTH] = { 0, 0, XID, 0xB1, 0x01, 0 };
/* DSAP, SSAP, XID, xid class 1 response */

struct LAT lat[DSAP_CNT];

Init_Llc()
{
    struct LAT *plat;

    for (plat = &lat[0]; plat <= &lat[DSAP_CNT - 1]; plat++)
        plat->stat = FREE;
    return(Init_586());
}

/* Function for adding a new DSAP */

Add_Dsap_Address(dsap, pfunc) /* DSAP must be divisible by 2**(8-N), where
                               2**N = DSAP_CNT. (i.e. N LSBs must be 0).
                               The function will return FALSE if does not
                               meet the above requirements, or the Lsap
                               Address Table is full, or the address has
                               already been used. NULL DSAP address is
                               reserved for the Station Component */

int dsap, (*pfunc) ();
{
    struct LAT *plat;

    if ((dsap << (8-DSAP_SHIFT) & 0x00FF) != 0 || dsap == 0)
        return (FALSE);

    /* Check for duplicate dsaps. */
    if ( (plat = &lat[dsap >> DSAP_SHIFT])->stat == FREE) {
        plat->stat = INUSE;
        plat->p_sap_func = pfunc;
        return (TRUE);
    }
    else
        return(FALSE);
}

/* Function for deleting DSAPs */

Delete_Dsap_Address(dsap) /* If the specified connection exists, it is severed.
                           If the connection does not exist, the command is ignored. */

```





/PCD/USR/CHUCK/CSRC/LLC.C

```
int dsap;
{
    lat[dsap >> DSAP_SHIFT].stat = FREE;
}

Recv_Frame(pfd)
    struct FD          *pfd;
{
    struct RBD          *prbd;
    struct FRAME_STRUCT *pfs;
    struct LAT          *plat;

    prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);
    pfs = (struct FRAME_STRUCT *) prbd->buff_ptr;

    if (pfd->rbd_offset != NULL) { /* There has to be a rbd attached
                                   to the fd, or else the frame is
                                   too short. */
        if (pfs->dsap == 0) { /* if the frame is addressed to the Station
                               Component, then a response may be required */

            if ( !(pfs->ssap & C_R_BIT) ) { /* if the frame received is a response,
                                             instead of a command, then reject it.
                                             Because this software does not implement
                                             DUPLICATE_ADDRESS_CHECK. -> no response
                                             frames should be recv'd */
                Station_Component_Response(pfd);
            }
        }
        /* not addressed to Station Component. */
        /* check to see if the dsap addressed is active */
        else if ((pfs->dsap << (B-DSAP_SHIFT) & 0x00FF) == 0 &&
                (plat = &lat[(pfs->dsap) >> DSAP_SHIFT])->stat == INUSE ) {
            (*plat->p_sap_func)(pfd); /* call the function associated
                                       with the dsap received */
        }
        return;
    }
}
Put_Free_RFA(pfd); /* return the pfd if not given to the user saps */
}
```

```
Station_Component_Response(pfd)
{
    struct FD          *pfd;
{
    struct FRAME_STRUCT *prfs, *ptfs;
    struct TBD          *ptbd, *begin_ptbd, *q;
    struct RBD          *prbd;

    prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);
    prfs = (struct FRAME_STRUCT *) prbd->buff_ptr;

    switch (prfs->cmd & ~P_F_BIT)
    {
        case   XIX:

```

/PCO/USR/CHUCK/CSRC/LLC.C

```

while ((ptbd = Get_Tbd()) == pNULL);
ptbd->act_cnt = EOFBIT ! XID_LENGTH;
bcopy ((char *) ptbd->buff_ptr, &xid_frame[0], XID_LENGTH);
ptfs = (struct FRAME_STRUCT *) ptbd->buff_ptr;
ptfs->cmd = prfs->cmd;

ptfs->dsap = prfs->ssap ! C_R_BIT; /* return the frame
                                to the sender */
ptfs->ssap = 0;
while(!Send_Frame(ptbd, Build_Ptr(pfd->src_addr)));
break;

case TEST:

for (prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset),
     q = begin_ptbd = pNULL; prbd != pNULL;
     prbd = Build_Ptr(prbd->link)) {

    while ((ptbd = Get_Tbd()) == pNULL);
    if (q != pNULL)
        q->link = Offset(ptbd);
    else
        begin_ptbd = ptbd;
    ptbd->act_cnt = prbd->act_cnt;
    bcopy((char *) ptbd->buff_ptr, (char *) prbd->buff_ptr,
          ptbd->act_cnt & 0x3FFF);
    q = ptbd;
}

ptfs = (struct FRAME_STRUCT *) begin_ptbd->buff_ptr;
ptfs->cmd = prfs->cmd;

ptfs->dsap = prfs->ssap ! C_R_BIT; /* return the frame to
                                the sender */
ptfs->ssap = 0;
while(!Send_Frame(begin_ptbd, Build_Ptr(pfd->src_addr)));
break;
}

```



/PCD/USR/CHUCK/CSRC/UAP.C

```
/*
 *
 *          User Application Program
 *          Async to IEEE 802.2/802.3 Protocol Converter
 *
 */
*****/

#include "dld.h"

/* ASCII Characters */
#define ESC      0x1B
#define LF       0x0A
#define CR       0x0D
#define BS       0x08
#define BEL      0x07
#define SP       0x20
#define DEL      0x7F
#define CTL_C    0x03

/* Hardware */
#define CH_B_CTL 0x00DE
#define CH_A_CTL 0x00DC
#define CH_B_DAT 0x00DA
#define CH_A_DAT 0x00DB
#define UART_STAT_MSK 0x70

/* Interrupt cases for 8274 */
#define UART_TX_B      0
#define UART_RECV_B    0x08
#define UART_RECV_ERR_B 0x0C
#define EXT_STAT_INT_B 0x04
#define EXT_STAT_INT_A 0x14

char    fifo_t[256];
char    fifo_r[256];
char    wra[5], wrb[5];
unsigned char    in_fifo_t, out_fifo_t, in_fifo_r, out_fifo_r, actual;
u_short    t_buf_stat, r_buf_stat;

char    cbuf[80]; /* Command line buffer */
char    line[81]; /* Monitor Mode display line */

unsigned char    dsap, ssap, send_flag, local_echo;
char    Dest_Addr[ADD_LEN];
char    Multi_Addr[ADD_LEN];

int    tmstat; /* terminal mode status: for leaving terminal mode */
int    dhex, monitor_flag, hs_stat; /* flags */

extern struct TBD    *Get_Tbd();
extern char    *Build_Ptr();

extern struct FLAGS    flags;

extern char    xid_frame[];
extern char    whoami[];
```

/PCD/USR/CHUCK/CSRC/UAP.C

```

extern struct MAT      mat[];
extern struct LAT      lat[];
extern char      *pNULL;

extern unsigned long   good_xmit_cnt;
extern u_short         underrun_cnt;
extern u_short         no_crs_cnt;
extern unsigned long   defer_cnt;
extern u_short         sqe_err_cnt;
extern u_short         max_col_cnt;
extern unsigned long   recv_frame_cnt;
extern u_short         reset_cnt;

extern struct SCB      scb;

/* Macro `type' of definitions */

#define RTS_DNB outb(CH_B_CTL, 0x05); outb(CH_B_CTL, wrb[5]=wrb[5]!0x02)
#define RTS_DFFB outb(CH_B_CTL, 0x05); outb(CH_B_CTL, wrb[5]=wrb[5]&0xFD)
#define RTS_DNA outb(CH_A_CTL, 0x05); outb(CH_A_CTL, wra[5]=wra[5]!0x02)
#define RTS_OFFA outb(CH_A_CTL, 0x05); outb(CH_A_CTL, wra[5]=wra[5]&0xFD)
#define UART_TX_DI_B outb(CH_B_CTL, 0x01); outb(CH_B_CTL, wrb[1]=wrb[1]&0xFD)
#define UART_TX_EI_B outb(CH_B_CTL, 0x01); outb(CH_B_CTL, wrb[1]=wrb[1]!0x02)
#define UART_RX_DI_B outb(CH_B_CTL, 0x01); outb(CH_B_CTL, wrb[1]=wrb[1]&0xE7)
#define UART_RX_EI_B outb(CH_B_CTL, 0x01); outb(CH_B_CTL, wrb[1]=wrb[1]!0x10)
#define RESET_TX_INT outb(CH_B_CTL, 0x28)
#define EDI_B274 outb(CH_A_CTL, 0x38) /* B274 int is IR3 on 80130 */
#define EDI_80130_B274 outb(0xE0, 0x60)
#define EDI_80130_TIMER outb(0xE0, 0x62)

Enable_Uart_Int()
{
    int    c;

    c = inb(0xE2); /* read the 80130 interrupt mask register */
    outb(0xE2, 0x00FE & c); /* write to the 80130 interrupt mask register */
}

Disable_Uart_Int()
{
    int    c;

    c = inb(0xE2);
    outb(0xE2, 0x0001 | c);
}

Enable_Timer_Int()
{
    int    c;

    outb(0xEA, 125);
    outb(0xEA, 0x00); /* Timer 1 interrupts every .125 sec */
    send_flag = FALSE;
    c = inb(0xE2); /* read the 80130 interrupt mask register */
    outb(0xE2, 0x00FB & c); /* write to the 80130 interrupt mask register */
}

```

/PCD/USR/CHUCK/CSRC/UAP.C

```

Disable_Timer_Int()
{
    int    c;

    c = inb(0xE2);
    outb(0xE2, 0x0004 | c);
}

Co(c)
{
    char    c;

    while ( (inb(CH_B_CTL) & 4) == 0 );
    outb(CH_B_DAT, c);
}

Ci()
{
    while ( (inb(CH_B_CTL) & 1) == 0 );
    return(inb(CH_B_DAT) & 0x7F);
}

Read(pmsg, cnt, pact)
{
    char    *pmsg;
    unsigned char    cnt, *pact;

    {
        unsigned char    i;
        char    c, buf[200];

        for (i = c = 0; (c != CR) && (c != LF) && (i < 198); ) {
            c = Ci() & 0x7F;
            if (c == BS || c == DEL) {
                if (i > 0) {
                    --i;
                    Co(BS); Co(SP); Co(BS);
                }
            }
            else
                if (c >= SP) {
                    Co(c);
                    buf[i++] = c;
                }
            else
                if ((c == CR) || (c == LF)) {
                    buf[i++] = CR;
                    buf[i++] = LF;
                }
            else Co(BEL);
        }
        Co(CR); Co(LF);
        if (i > cnt)
            *pact = cnt;
        else
            *pact = i;
        for (i = 0; i < *pact; i++)
            *pmsg++ = buf[i];
    }
}

```

```
/PCD/USR/CHUCK/CSRC/UAP.C
```

```

}

Read_Char()
{
    unsigned char  i;

    Read(&cbuf[0], 80, &actual);
    i = Skip(&cbuf[0]);
    return(cbuf[i]);
}

Write(pmsg)
char  *pmsg;
{
    while (*pmsg != '\0') {
        if (*pmsg == '\n')
            Co(CR);
        Co(*pmsg++);
    }
}

Fatal(pmsg) /* write a message to the screen then stop */
char  *pmsg;
{
    Write("Fatal: ");
    Write(pmsg);
    for(;;);
}

Bug(pmsg) /* write a message to the screen then continue */
char  *pmsg;
{
    Write("Bug: ");
    Write(pmsg);
}

Ascii_To_Char(c) /* convert ASCII-Hex to Char */
char  c;
{
    if (('0' <= c) && (c <= '9'))
        return(c - '0');
    if (('A' <= c) && (c <= 'F'))
        return(c - 0x37);
    if (('a' <= c) && (c <= 'f'))
        return(c - 0x57);
    return(0xFF);
}

Lower_Case(c)
char  c;
{
    if (('a' <= c) && (c <= 'z'))
        return(c);
    if (('A' <= c) && (c <= 'Z'))
        return(c + 0x20);
    return(0);
}

```



/PCD/USR/CHUCK/CSRC/UAP.C

```
Char_To_Ascii(c, ch) /* convert char to ASCII-Hex */
unsigned char c, ch[];
{
    unsigned char i;

    i = (c & 0xF0) >> 4;
    if (i < 10)
        ch[0] = i + 0x30;
    else
        ch[0] = i + 0x37;
    i = (c & 0x0F);
    if (i < 10)
        ch[1] = i + 0x30;
    else
        ch[1] = i + 0x37;
    ch[2] = '\0';
}

Skip(pmsg) /* skip blanks */
char *pmsg;
{
    int i;

    for (i = 0; *pmsg == ' '; i++, pmsg++);
    return(i);
}

Read_Int() /* Read a 16 bit Integer */
{
    u_short wd, wh, wd1, wh1, j;
    char i, done, hex, dover, hover;

    for (done = FALSE; done == FALSE; ) {
        Read(&cbuf[0], 80, &actual);
        i = Skip(&cbuf[0]);

        for (hex = dover = hover = FALSE, wd = wh = wd1 = wh1 = 0;
             (j = Ascii_To_Char(cbuf[i])) <= 15; i++) {
            if (j > 9)
                hex = TRUE;
            wd = wd*10 + j;
            wh = wh*16 + j;
            if (wd < wd1)
                dover = TRUE;
            if (wh < wh1)
                hover = TRUE;
            wd1 = wd; wh1 = wh;
        }
        if (cbuf[i] == 'H' || cbuf[i] == 'h' || cbuf[i] == CR ||
            cbuf[i] == LF || cbuf[i] == ' ') {
            if (cbuf[i] == 'H' || cbuf[i] == 'h')
                hex = TRUE;
            if (hex == TRUE && hover == FALSE)
                done = TRUE;
            if (hex == FALSE && dover == FALSE)
                done = TRUE;
        }
    }
}
```

```
/PCD/USR/CHUCK/CSRC/UAP.C
```

```

    if (!done) {
        Write("\n This number is too big.\n It has to be less than 65536.\n");
        Write("\n Enter number --> ");
    }
}
else
    Write(" Illegal Character\n Enter a number -->");
}
if (hex)
    return(wh);
return(wd);
}

```

```
Int_To_Ascii(value, base, ld, ch, width) /* convert an integer to an ASCII string */
```

```

unsigned long value;
u_short base, width;
char ch[], ld;
{
    u_short i, j;

    for (i = 0; i < width; i++) {
        j = value % base;
        if (j < 10) ch[i] = j + 0x30;
        else ch[i] = j + 0x37;
        value = value / base;
    }
    for (i = width - 1; ch[i] == '0' && i > 0; i--)
        ch[i] = ld;
    ch[width] = '\0';
}

```

```
Write_Long_Int(dw, i)
```

```

unsigned long dw;
u_short i;
{
    u_short j;
    char ch[11];

    if (dhex)
        Int_To_Ascii(dw, 16, ' ', &ch[0], 8);
    else
        Int_To_Ascii(dw, 10, ' ', &ch[0], 10);
    for (j = 0; ch[j] != '\0'; i--, j++)
        line[i] = ch[j];
}

```

```
Write_Short_Int(w, i)
```

```

u_short w, i;
{
    u_short j;
    char ch[6];
    unsigned long dw;

    dw = w;
    if (dhex)
        Int_To_Ascii(dw, 16, '0', &ch[0], 4);
    else

```



```
/PCO/USR/CHUCK/CSRC/UAP.C
```

```

    Int_To_Ascii(dw, 10, '0', &ch[0], 5);
    for (j = 0; ch[j] != '\0'; i--, j++)
        line[i] = ch[j];
}

Yes()
{
    char    b;

    for ( ; ; ) {
        b = Read_Char();
        if ((b == 'Y') || (b == 'y'))
            return(TRUE);
        if ((b == 'N') || (b == 'n'))
            return(FALSE);
        Write(" Enter a Y or N --> ");
    }
}

Read_Addr(pmsg, add, cnt) /* pmsg - pointer to the output message */
/* add - pointer to the address */
/* cnt - number of bytes in the address */
{
    char    *pmsg, add[], cnt;

    char    i, j;

    for ( ; ; ) {
        Write(pmsg);
        Read(&cbuf[0], 80, &actual);
        for (j = skip(&cbuf[0]), i = 0; i < 2*cnt; i++, j++) {
            if (('0' <= cbuf[j]) && (cbuf[j] <= '9'))
                cbuf[i] = cbuf[j] - '0';
            else
                if (('A' <= cbuf[j]) && (cbuf[j] <= 'F'))
                    cbuf[i] = cbuf[j] - 0x37;
                else
                    if (('a' <= cbuf[j]) && (cbuf[j] <= 'f'))
                        cbuf[i] = cbuf[j] - 0x57;
                    else {
                        Write(" Illegal Character\n");
                        break;
                    }
        }
        if (i >= 2*cnt - 1)
            break;
    }
    for (i = 0; i <= cnt - 1; i++)
        add[(cnt - 1) - i] = cbuf[2*i] << 4 | cbuf[2*i + 1];
}

Write_Addr(padd, cnt)
char    padd[], cnt;
{
    unsigned char    i, c[3];

    for ( ; cnt > 0; cnt--) {

```

```
/PCD/USR/CHUCK/CSRC/UAP.C
```

```

    i = padd[cnt-1];
    Char_To_Ascii(i, &c[0]);
    Write(&c[0]);
}
c[0] = '\n';
c[1] = '\0';
Write(&c[0]);
}

Recv_Data_1(pfd)    /* Receives the frame from the 802.2 module */

{
    struct FD        *pfd;

    struct FRAME_STRUCT *prfs, *ptfs;
    struct TBD        *ptbd, *begin_ptbd, *q;
    struct RBD        *prbd;
    char               *prbuf;
    int                cnt;

    prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset);
    prfs = (struct FRAME_STRUCT *) Build_Ptr(prbd->buff_ptr);

    switch (prfs->cmd & ~P_F_BIT) {
        case UI:
            if (monitor_flag)
                break; /* Don't put data in fifo unless in terminal mode */
            prbuf = (char *) prfs;
            prbuf += 3; /* skip over the header info and point to the data */
            cnt = 3;
            pfd->length -= 3;
            for (; prbd != pNULL; cnt = 0, prbuf = (char *) prbd->buff_ptr){
                for (; cnt < (prbd->act_cnt & 0x03FFF) && pfd->length > 0;
                    cnt++, prbuf++, pfd->length--) {
                    while(r_buf_stat == FULL);
                    Fifo_R_In(*prbuf);
                }
                prbd = Build_Ptr(prbd->link);
            }
#ifdef DEBUG
            if (pfd->length == 0 && prbd != pNULL)
                Fatal("Uap: Recv_Data_1(pfd)");
#endif /* DEBUG */
            break;

        case XID:
            while ((ptbd = Get_Tbd()) == pNULL);
            ptbd->act_cnt = EOFBIT | XID_LENGTH;
            bcopy ((char *) ptbd->buff_ptr, &xid_frame[0], XID_LENGTH);
            ptfs = (struct FRAME_STRUCT *) ptbd->buff_ptr;
            ptfs->cmd = prfs->cmd;

            ptfs->dsap = prfs->ssap | C_R_BIT; /* return the frame
                to the sender */
            ptfs->ssap = ssap;
            while(!Send_Frame(ptbd, Build_Ptr(pfd->src_addr)));
    }
}

```

/PCO/USR/CHUCK/CSRC/UAP.C

```

        break;

    case TEST:

        for (prbd = (struct RBD *) Build_Ptr(pfd->rbd_offset),
             q = begin_ptbd = pNULL; prbd != pNULL;
             prbd = Build_Ptr(prbd->link)) {
            while ((ptbd = Get_Tbd()) == pNULL);
            if (q != pNULL)
                q->link = Offset(ptbd);
            else
                begin_ptbd = ptbd;
            ptbd->act_cnt = prbd->act_cnt;
            bcopy((char *) ptbd->buff_ptr, (char *) prbd->buff_ptr,
                  ptbd->act_cnt & 0x3FFF);
            q = ptbd;
        }

        ptfs = (struct FRAME_STRUCT *) begin_ptbd->buff_ptr;
        ptfs->cmd = prfs->cmd;

        ptfs->dsap = prfs->ssap | C_R_BIT; /* return the frame to
                                           the sender */
        ptfs->ssap = ssap;
        while(!Send_Frame(begin_ptbd, Build_Ptr(pfd->src_addr)));
        break;
    }
    Put_Free_RFA(pfd); /* return the frame */
}

Fifo_T_Out() /* called by main program */
{
    char c;

    c = fifo_t[out_fifo_t++];

    Disable_Uart_Int();
    if (out_fifo_t == in_fifo_t) /* if the fifo is empty */
        t_buf_stat = EMPTY; /* stop filling Transmit Buffer Descriptors */
    else /* if the fifo was full and is now draining */
        if (t_buf_stat == FULL && out_fifo_t - 80 == in_fifo_t) { /* turn on
                                                                    the spigot */
            RTS_ONB;
            t_buf_stat = INUSE;
        }
    Enable_Uart_Int();
    return(c);
}

Fifo_T_In(c) /* called by Uart receive interrupt */
{
    char c;

    fifo_t[in_fifo_t++] = c;
    if (t_buf_stat == EMPTY)

```

```
/PCD/USR/CHUCK/CSRC/UAP.C
```

```

    t_buf_stat = INUSE; /* start filling Transmit Buffer Descriptor */
else /* if there are only 20 locations left, turn off the spigot */
    if (t_buf_stat == INUSE && in_fifo_t + 20 == out_fifo_t) {
        RTS_OFFB;
        t_buf_stat = FULL;
    }
}

Fifo_R_Out() /* called by transmit interrupt */
{
    char c;

    c = fifo_r[out_fifo_r++];

    if (out_fifo_r == in_fifo_r) /* if the fifo is empty */
        r_buf_stat = EMPTY;
    else /* if the fifo was full and is now draining */
        if (r_buf_stat == FULL && out_fifo_r - 81 == in_fifo_r)
            r_buf_stat = INUSE;
    return(c);
}

Fifo_R_In(c) /* called by Recv_Data_1() */
char c;
{
    fifo_r[in_fifo_r++] = c;
    Disable_Uart_Int();
    if (r_buf_stat == EMPTY) {
        UART_TX_EI_B;
        Co(O); /* prime the interrupt */
        r_buf_stat = INUSE;
    }
    else /* if the buffer is full, indicate it */
        if (r_buf_stat == INUSE && in_fifo_r == out_fifo_r)
            r_buf_stat = FULL;
    Enable_Uart_Int();
}

Isr_Uart()
{
    int stat;
    char c;

    outb(CH_B_CTL, 2); /* point to RR2 in 8274 */

    switch(inb(CH_B_CTL) & 0x1C){ /* read 8274 interrupt vector and service it */
    case UART_TX_B:

        if (r_buf_stat == EMPTY) {
            UART_TX_DI_B; /* if fifo is empty disable transmitter */
            RESET_TX_INT;
        }
        else
            outb(CH_B_DAT, Fifo_R_Out());
        break;
    }
}

```

/PCO/USR/CHUCK/CSRC/UAP.C

```

case UART_RECV_ERR_B:

    outb(CH_B_CTL, 1); /* point to RR1 in 8274 */
    stat = inb(CH_B_CTL);
    outb(CH_B_CTL, 0x30);
    if (stat & 0x0010)
        Write("\nParity Error Detected\n");
    if (stat & 0x0020)
        Write("\nOverrun Error Detected\n");
    if (stat & 0x0040)
        Write("\nFraming Error Detected\n");
    break;

case UART_RECV_B:

    c = inb(CH_B_DAT);

    if (hs_stat == TRUE) {
        hs_stat = FALSE; /* Flag to terminate High Speed Transmit mode */
        break;
    }

    if (local_echo)
        Co(c); /* echo the char back to the terminal; could cause
                a transmit overrun if Tx interrupt is enabled */

    if (c == CTL_C)
        tmstat = FALSE;
    else
        Fifo_T_In(c);
    break;

case EXT_STAT_INT_B:

    outb(CH_B_CTL, 0x10); /* reset external status interrupts */
    break;

case EXT_STAT_INT_A:

    outb(CH_A_CTL, 0x10);
    break;

default:
    ;
}

Isr2()
{
    send_flag = TRUE;
    outb(0xEA, 125);
    outb(0xEA, 0x00); /* Timer 1 interrupts every .125 sec */
    outb(0xE0, 0x62); /* EOI 80130 */
}

```



/PCD/USR/CHUCK/CSRC/UAP.C

Load\_Lsap()

```
{
    int    Recv_Data_1();

    for(;;) {
        Read_Addr("\n\nEnter this Station's LSAP in Hex --> ", &ssap, 1);
        if (!Add_Dsap_Address(ssap, Recv_Data_1)) {
            Write("\n\nError: LSAP Address must be one of the following:\n");
            Write("\n    20H, 40H, 60H, 80H, A0H, C0H, E0H \n");
        }
        else break;
    }
}
```

Load\_Multicast()

```
{
    for ( ; ; ) {
        Read_Addr("\n\nEnter the Multicast Address in Hex -->",
                &Multi_Addr[0], ADD_LEN);
        if ((Multi_Addr[0] & 0x01) == 0)
            Write("\n\nSorry, the LSB of the Multicast Address must be 1\n");
        else { if (!Add_Multicast_Address(&Multi_Addr[0])) {
                Write("\n\nSorry, Multicast Address Table is full!\n");
                break;
            }
            else {
                Write("\n\nWould you like to add another Multicast Address?");
                Write(" (Y or N) --> ");
                if (!Yes())
                    break;
            }
        }
    }
}
```

Remove\_Multicast()

```
{
    for ( ; ; ) {
        Read_Addr("\n\nEnter the Multicast Address that you want to delete in Hex -->",
                &Multi_Addr[0], ADD_LEN);
        if ((Multi_Addr[0] & 0x01) == 0)
            Write("\n\nSorry, the LSB of the Multicast Address must be 1\n");
        else { if (!Delete_Multicast_Address(&Multi_Addr[0])) {
                Write("\n\nSorry, that Multicast Address doesn't exist!\n");
                break;
            }
            else {
                Write("\n\nWould you like to delete another Multicast Address?");
                Write(" (Y or N) --> ");
                if (!Yes())
                    break;
            }
        }
    }
}
```

/PCO/USR/CHUCK/CSRC/UAP.C

```

Print_Addresses()
{
    struct MAT *pmat;
    int      stat;

    Write("\n This Stations Host Address is: ");
    Write_Addr(&whoami[0], ADD_LEN);
    Write("\n The Address of the Destination Node is: ");
    Write_Addr(&Dest_Addr[0], ADD_LEN);
    Write("\n This Stations LSAP Address is: ");
    Write_Addr(&ssap, 1);
    Write("\n The Address of the Destination LSAP is: ");
    Write_Addr(&dsap, 1);
    stat = FALSE;
    for (pmat = &mat[0]; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
        if (pmat->stat == INUSE) {
            stat = TRUE;
            break;
        }
    if (stat) {
        Write("\n The following Multicast Addresses are enabled: ");
        for (pmat = &mat[0]; pmat <= &mat[MULTI_ADDR_CNT - 1]; pmat++)
            if (pmat->stat == INUSE) {
                Write_Addr(&pmat->addr[0], ADD_LEN);
                Write(" ");
            }
    }
    else
        Write("\n There are no Multicast Addresses enabled.\n");
}

Init_DataLink()
{
    int      stat;

    if ((stat = Init_Llc()) == PASSED)
        Write("\n\nPassed Diagnostic Self Tests\n\n\n");
    else
        if (stat == FAILED_DIAGNOSE)
            Write("\n\nFailed: Self Test Diagnose Command\n");
        else
            if (stat == FAILED_LPBK_INTERNAL)
                Write("\n\nFailed: Internal Loopback Self Test\n");
            else
                if (stat == FAILED_LPBK_EXTERNAL)
                    Write("\n\nFailed: External Loopback Self Test\n");
                else
                    if (stat == FAILED_LPBK_TRANSCEIVER)
                        Write("\n\nFailed: External Loopback Through Transceiver Self Test\n");
}

Init_Uap()
{
    outb(0xE0, 0x31); /*initialize 80130 pic - ICW1 */
    outb(0xE2, 0x20); /* ICW2 */
}

```



/PCO/USR/CHUCK/CSRC/UAP.C

```
outb(0xE2, 0x10); /* ICW3 */
outb(0xE2, 0x0D); /* ICW4 */
outb(0xE2, 0x10); /* ICW6 */
outb(0xE2, 0xFF); /* mask all interrupts */

outw(0xFF20, 0x0020); /* set 80186 vector base */

/* Initialize the 80130 timers for Terminal Mode */

outb(0xEE, 0x34);
outb(0xEB, 0xBB);
outb(0xEB, 0x0B); /* SYSTICK set for 1 msec */
outb(0xEE, 0x70);
outb(0xEA, 125);
outb(0xEA, 0x00); /* Timer 1 interrupts every .125 sec */

/* Initialize the 8274 */
outb(CH_B_CTL, 0x10); outb(CH_B_CTL, 0x28); outb(CH_B_CTL, 0x30);
outb(CH_A_CTL, 0x38);
outb(CH_B_CTL, 2); outb(CH_B_CTL, wrb[2] = 0x14);
outb(CH_B_CTL, 1); outb(CH_B_CTL, wrb[1] = 0x15);
outb(CH_B_CTL, 5); outb(CH_B_CTL, wrb[5] = 0xEA);

Write("\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n\n");
Write(" *****\n");
Write(" * 82586 IEEE 802.2/802.3 Compatible Data Link Driver *\n");
Write(" *****\n");
Write("\n\n\n\n\n\n\n\n\n\n");

Init_DataLink();

dhex = FALSE;
monitor_flag = TRUE;

Read_Addr("\n\nEnter the Address of the Destination Node in Hex --> ",
          &Dest_Addr[0], ADD_LEN);
Load_Lsap();

Read_Addr("\n\nEnter the Destination Node's LSAP in Hex --> ", &dsap, 1);

Write("\n\nDo you want to Load any Multicast Addresses? (Y or N)-->");

if (Yes())
    Load_Multicast();

Print_Addresses();
}

Terminal_Mode()
{
    int    frame_cnt, buf_cnt;
    struct TBD    *ptbd, *q, *begin_ptbd;
    char    *pbuf, c;

    Write("\n Would you like the local echo on? (Y or N)-->");

    if(Yes())
```



```
/PCO/USR/CHUCK/CSRC/UAP.C
```

```

    local_echo = TRUE;
else
    local_echo = FALSE;

Write("\n This program will now enter the terminal mode.\n\n");
Write("\n Press ^C then CR to return back to the menu\n\n");

/* Initialize Fifo variables */

out_fifo_t = in_fifo_t = out_fifo_r = in_fifo_r = 0;
t_buf_stat = EMPTY;  r_buf_stat = EMPTY;

EDI_80130_8274;
Enable_Uart_Int();
Enable_Timer_Int();
monitor_flag = FALSE;
tmstat = TRUE;
while (tmstat) {

    for (frame_cnt = 0; frame_cnt < MAX_FRAME_SIZE; q = ptbd) {

        while ((ptbd = Get_Tbd()) == pNULL); /* get a xmit buffer from the
            data link */
        pbuf = (char *) ptbd->buff_ptr; /* point to the buffer */
        buf_cnt = 0;

        if (frame_cnt == 0) { /* if this is the first buffer, add on IEEE 802.2
            header information */
            begin_ptbd = ptbd;
            *pbuf++ = dsap;
            *pbuf++ = ssap;
            *pbuf++ = UI;
            buf_cnt = 3;
        }
        else q->link = Offset(ptbd); /* if this isn't the first buffer
            link the previous buffer with the new one */
        /* fill up a data link xmit buffer from async transmit fifo */
        for (; buf_cnt < TBUF_SIZE && frame_cnt < MAX_FRAME_SIZE;
            buf_cnt++, pbuf++, frame_cnt++) {
            if (frame_cnt != 0 && send_flag)
                break;

            while (t_buf_stat == EMPTY); /* wait until fifo has data */
            if ((c = *pbuf = Fifo_T_Out()) == CR) {
                ++buf_cnt; ++pbuf; ++frame_cnt;
                break;
            }
        }
        if (c == CR || buf_cnt < TBUF_SIZE || send_flag) { /* last buffer in list */
            ptbd->act_cnt = buf_cnt | EOFBIT;
            send_flag = FALSE;
            break;
        }
    }
    while(!Send_Frame(begin_ptbd, &Dest_Addr[0])); /* keep trying until
        successful */
}
}

```

```
/PCD/USR/CHUCK/CSRC/UAP.C
```

```

Disable_Uart_Int();
Disable_Timer_Int();
monitor_flag = TRUE;
}

struct TBD      *Build_Frame(cnt)
  u_short      cnt;
{
  u_short      buf_cnt, frame_cnt, i;
  struct TBD   *ptbd, *q, *begin_ptbd;
  char         *pbuf;

  i = 0x20; frame_cnt = 0;

  for ( ; ; q = ptbd) {

    while ((ptbd = Get_Tbd()) == pNULL); /* get a xmit buffer from the
                                          data link */

    pbuf = (char *) ptbd->buff_ptr; /* point to the buffer */
    buf_cnt = 0;

    if (frame_cnt == 0) { /* if this is the first buffer, add on IEEE 802.2
                          header information */
      begin_ptbd = ptbd;
      *pbuf++ = dsap;
      *pbuf++ = ssap;
      *pbuf++ = UI;
      buf_cnt = 3;
    }
    else q->link = Offset(ptbd); /* if this isn't the first buffer
                                link the previous buffer with the new one */
    /* fill up a data link xmit buffer with ASCII characters */
    for ( ; buf_cnt < TBUF_SIZE && cnt > 0;
          i++, buf_cnt++, pbuf++, cnt--, frame_cnt++) {
      *pbuf = i;
      if (i > 0x7E)
        i = 0x1F;
    }
    if (cnt == 0) { /* last buffer in list */
      ptbd->act_cnt = buf_cnt | EOFBIT;
      break;
    }
  }
  return(begin_ptbd);
}

Monitor_Mode()
{
  u_short      xmit, cnt, i;
  struct TBD   *Build_Frame(), *ptbd;

  Write(" Do you want this station to transmit? (Y or N --> ");
  if (Yes())

```



/PC0/USR/CHUCK/CSRC/UAP.C

```
    for (xmit = FALSE; xmit == FALSE; ) {
        Write("\n Enter the number of data bytes in the frame --> ");
        cnt = Read_Int();
        if (cnt > 2045)
            Write ("\n Sorry, the number has to be less than 2046!\n");
        else
            xmit = TRUE;
    }

    else xmit = FALSE;

    Write("\n Hit any key to exit Monitor Mode.\n\n");

Write(" # of Good      # of Good      CRC      Alignment      No      Receive\n");
Write("  Frames        Frames        Errors   Errors         Resource Overrun\n");
Write(" Transmitted    Received")
Errors         Errors         Errors         Errors\n");

/* "012345678901234567890123456789012345678901234567890123456789012345678
   xxxxxxxxxxxx  xxxxxxxxxxxx  xxxx      xxxx      xxxx      xxxx
   xxxxxxxx     xxxxxxxx
           11             25      33      44      57      71 */

for (i = 0; i < 79; i++)
    line[i] = 0x20;
line[79] = CR;
line[80] = '\0';

while ((inb(CH_B_CTL) & 1) == 0) {
    for (i = 0; i < 72; i++)
        line[i] = 0x20;
    Write_Long_Int(good_xmit_cnt, 11);
    Write_Long_Int(recv_frame_cnt, 25);
    Write_Short_Int(scb.crc_errs, 33);
    Write_Short_Int(scb.aln_errs, 44);
    Write_Short_Int(scb.rsc_errs, 57);
    Write_Short_Int(scb.ovr_errs, 71);
    Write(&line[0]);
    if (xmit) {
        ptbd = Build_Frame(cnt);
        while(!Send_Frame(ptbd, &Dest_Addr[0]));
    }
}
i = Ci();
}

Hs_Xmit_Mode()
{
    struct TBD *ptbd;

    Write("\n Hit any key to exit High Speed Transmit Mode.\n\n");

    hs_stat = TRUE;
    EOI_80130_B274;
    Enable_Uart_Int();

    /* Execute this loop until a recv char interrupt happens at Uart */
```

```
/PCO/USR/CHUCK/CSRC/UAP.C
```

```

while (hs_stat) {
    while ((ptbd = Get_Tbd()) == pNULL); /* get a xmit buffer from
                                         the data link */
    ptbd->act_cnt != EOFBIT;           /* set the End Of Frame bit */
    while(!Send_Frame(ptbd, &Dest_Addr[0])); /* Send Frame */
}

Disable_Uart_Int();
}

Print_Cnt()
{
    char    ch[11], base, dwidth, width, i;
    unsigned long    temp;

    if (dhex) {
        dwidth = 8;
        width = 4;
        base = 16;
    }
    else {
        base = 10;
        dwidth = 10;
        width = 5;
    }

    Write("\n\n Good frames transmitted: ");
    for (i = 1; i <= 11 - dwidth; i++)
        Co(SP);
    Int_To_Ascii(good_xmit_cnt, base, ' ', &ch[0], dwidth);
    for (i = dwidth - 1; i >= 0; i--)
        Co(ch[i]);
    Write(" Good frames received: ");
    for (i = 1; i <= 15 - dwidth; i++)
        Co(SP);
    Int_To_Ascii(recv_frame_cnt, base, ' ', &ch[0], dwidth);
    for (i = dwidth - 1; i >= 0; i--)
        Co(ch[i]);
    Write("\n\n CRC errors received: ");
    for (i = 1; i <= 15 - width; i++)
        Co(SP);
    temp = scb_crc_errs;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    Write(" Alignment errors received: ");
    for (i = 1; i <= 10 - width; i++)
        Co(SP);
    temp = scb_aln_errs;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    Write("\n\n Out of Resource frames: ");
    for (i = 1; i <= 12 - width; i++)
        Co(SP);
    temp = scb_rsc_errs;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
}

```

/PCD/USR/CHUCK/CSRC/UAP.C

```

    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    Write(" Receiver overrun frames: ");
    for (i = 1; i <= 12 - width; i++)
        Co(SP);
    temp = scl_ovr_errs;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    Write("\n\n 82586 Reset: ");
    for (i = 1; i <= 23 - width; i++)
        Co(SP);
    temp = reset_cnt;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    Write(" Transmit under-run frames: ");
    for (i = 1; i <= 11 - width; i++)
        Co(SP);
    temp = underrun_cnt;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    Write("\n\n Lost CRS: ");
    for (i = 1; i <= 26 - width; i++)
        Co(SP);
    temp = no_crs_cnt;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    Write(" SGE errors: ");
    for (i = 1; i <= 25 - width; i++)
        Co(SP);
    temp = sqe_err_cnt;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    write("\n\n Maximum retry: ");
    for (i = 1; i <= 21 - width; i++)
        Co(SP);
    temp = max_col_cnt;
    Int_To_Ascii(temp, base, ' ', &ch[0], width);
    for (i = width - 1; i >= 0; i--)
        Co(ch[i]);
    Write(" Frames that deferred: ");
    for (i = 1; i <= 15 - dwidth; i++)
        Co(SP);
    Int_To_Ascii(defer_cnt, base, ' ', &ch[0], dwidth);
    for (i = dwidth - 1; i >= 0; i--)
        Co(ch[i]);
}

Print_Help()
{
    Write ("\n\n Commands are:\n\n");
    Write (" T - Terminal Mode                M - Monitor Mode\n\n");
}

```

/PCD/USR/CHUCK/CSRC/UAP.C

```

Write (" X - High Speed Transmit Mode           V - Change Transmit Statistics\n");
Write (" P - Print All Counters                 C - Clear All Counters\n");
Write (" A - Add a Multicast Address            Z - Delete a Multicast Address\n");
Write (" S - Change the SSAP Address             D - Change the DSAP Address\n");
Write (" N - Change Destination Node Address     L - Print All Addresses\n");
Write (" R - Re-Initialize the Data Link         B - Change the number Base\n");
}

Main()
{
    int    c;

    Init_Uap();
    Print_Help();

    for (;;) {
        Write ("\n\n Enter a command, type H for Help --> ");
        c = Read_Char();
        switch (Lower_Case(c)) {

            case 'h':
                Print_Help();
                break;
            case 'm':
                Monitor_Mode();
                break;
            case 't':
                Terminal_Mode();
                break;
            case 'x':
                Hs_Xmit_Mode();
                break;
            case 'v':
                Write ("\n Transmit Statistics are now ");
                if (flags.stat_on == 1)
                    Write ("on.\n Would you like to change it ? (Y or N) --> ");
                else
                    Write ("off.\n Would you like to change it ? (Y or N) --> ");
                if (Yes()) {
                    if (flags.stat_on == 1)
                        flags.stat_on = 0;
                    else flags.stat_on = 1;
                }
                break;
            case 'p':
                Print_Cnt();
                break;
            case 'c':
                Clear_Cnt();
                break;
            case 'a':
                Load_Multicast();
                break;
            case 'z':
                Remove_Multicast();
                break;
            case 's':

```

/PCO/USR/CHUCK/CSRC/UAP.C

```

        Delete_Dsap_Address(ssap);
        Load_Lsap();
        break;
    case 'd':
        Read_Addr("\n\nEnter the Destination Node's LSAP in Hex --> ", &dsap, 1);
        break;
    case 'n':
        Read_Addr("\n\nEnter the Address of the Destination Node in Hex --> ",
                  &Dest_Addr[0], ADD_LEN);
        break;
    case 'l':
        Print_Addresses();
        break;
    case 'r':
        Software_Reset();
        Init_DataLink();
        Add_Dsap_Address(ssap, Recv_Data_1);
        break;
    case 'b':
        Write("\n The current base is ");
        if (dhex == TRUE)
            Write("Hex.\n Would you like to change it ? (Y or N) --> ");
        else
            Write("Decimal.\n Would you like to change it ? (Y or N) --> ");
        if (Yes()) {
            if (dhex == TRUE)
                dhex = FALSE;
            else dhex = TRUE;
        }
        break;
    default:
        Write ("\n Unknown command\n");
        break;
}
}
}

```

/PCD/USR/CHUCK/CSRC/ASSY.ASM

name c\_assy\_support

```
stack segment stack 'stack'
stktop label word
stack ends
```

```
DLD_DATA segment public 'DATA'
extrn SEGMT_:word ; data segment address
DLD_DATA ends
```

```
UAP_DATA segment public 'DATA'
UAP_DATA ends
```

```
DLD_CODE segment public 'CODE'
extrn Isr_Timeout_:far, Isr_586_:far, Isr7_:far
extrn Isr6_:far, Isr5_:far, Isr1_:far
DLD_CODE ends
```

```
UAP_CODE segment public 'CODE'
extrn Isr_Uart_:far, Isr2_:far, Main_:far
UAP_CODE ends
```

```
DG_CODE segment public 'CODE'
```

```
public inw_, outw_, init_intv_, enable_, disable_, Build_Ptr_
public Offset_, begin_, inb_, outb_
```

```
arg1 equ [BP + 6]
arg2 equ [BP + 8]
```

```
assume CS:DG_CODE
assume DS:DLD_DATA
```

```
;+
; initialization program for the 82586 data link driver
;-
```

begin:

```
sti
mov ax, DLD_DATA ;get base of dgroup and
mov SEGMT_, ax ;pass the segment value to the c program
mov ds, ax
call Main_ ;go to the c program
hlt
```

```
inb_ proc far
push BP
mov BP, SP
push DX
mov DX, arg1
in AL, DX
pop DX
mov SP, BP
```



/PCO/USR/CHUCK/CSRC/ASSY.ASM

```

        pop        BP
inb_   ret
        endp

outb_  proc        far
        push     BP
        mov     BP, SP
        push     DX
        push     AX
        mov     DX, arg1
        mov     AX, arg2
        out     DX, AL
        pop     AX
        pop     DX
        mov     SP, BP
        pop     BP
        ret
outb_  endp

inw_   proc        far
        push     BP
        mov     BP, SP
        push     DX
        mov     DX, arg1
        in     AX, DX
        pop     DX
        mov     SP, BP
        pop     BP
        ret
inw_   endp

outw_  proc        far
        push     BP
        mov     BP, SP
        push     DX
        push     AX
        mov     DX, arg1
        mov     AX, arg2
        out     DX, AX
        pop     AX
        pop     DX
        mov     SP, BP
        pop     BP
        ret
outw_  endp

Build_Ptr_ proc    far
        push     BP
        mov     BP, SP
        mov     DX, DLD_DATA
        mov     AX, arg1
        mov     SP, BP
        pop     BP
        ret
Build_Ptr_ endp

Offset_ proc    far

```

/PCO/USR/CHUCK/CSRC/ASSY.ASM

```

    push    BP
    mov     BP, SP
    mov     AX, arg1
    mov     SP, BP
    pop     BP
    ret
Offset_ endp

serve_int_isr    proc    far
    push    AX
    push    BX
    push    CX
    push    DX
    push    SI
    push    DI
    push    DS
    push    ES

    mov     AX, DLD_DATA
    mov     DS, AX
    mov     ES, AX

    call    Isr_586_

    pop     ES
    pop     DS
    pop     DI
    pop     SI
    pop     DX
    pop     CX
    pop     BX
    pop     AX
    iret
serve_int_isr    endp

serve_int_B274  proc    far
    push    AX
    push    BX
    push    CX
    push    DX
    push    SI
    push    DI
    push    DS
    push    ES

    mov     AX, UAP_DATA
    mov     DS, AX
    mov     ES, AX

    call    Isr_Uart_

    pop     ES
    pop     DS
    pop     DI
    pop     SI
    pop     DX

```



/PCO/USR/CHUCK/CSRC/ASSY.ASM

```
    pop     CX
    pop     BX
    pop     AX
    ired
serve_int_B274  endp

serve_int_timeout  proc  far
    push    AX
    push    BX
    push    CX
    push    DX
    push    SI
    push    DI
    push    DS
    push    ES

    mov     AX, DLD_DATA
    mov     DS, AX
    mov     ES, AX

    call    Isr_Timeout_

    pop     ES
    pop     DS
    pop     DI
    pop     SI
    pop     DX
    pop     CX
    pop     BX
    pop     AX
    ired
serve_int_timeout  endp

serve_int7_isr  proc  far
    push    AX
    push    BX
    push    CX
    push    DX
    push    SI
    push    DI
    push    DS
    push    ES

    mov     AX, DLD_DATA
    mov     DS, AX
    mov     ES, AX

    call    Isr7_

    pop     ES
    pop     DS
    pop     DI
    pop     SI
    pop     DX
    pop     CX
    pop     BX
    pop     AX
```



/PCO/USR/CHUCK/CSRC/ASSY.ASM

```
    irect
serve_int7_isr  endp

serve_int6_isr  proc    far
    push    AX
    push    BX
    push    CX
    push    DX
    push    SI
    push    DI
    push    DS
    push    ES

    mov     AX, DLD_DATA
    mov     DS, AX
    mov     ES, AX

    call    Isr6_

    pop     ES
    pop     DS
    pop     DI
    pop     SI
    pop     DX
    pop     CX
    pop     BX
    pop     AX
    irect
serve_int6_isr  endp

serve_int5_isr  proc    far
    push    AX
    push    BX
    push    CX
    push    DX
    push    SI
    push    DI
    push    DS
    push    ES

    mov     AX, DLD_DATA
    mov     DS, AX
    mov     ES, AX

    call    Isr5_

    pop     ES
    pop     DS
    pop     DI
    pop     SI
    pop     DX
    pop     CX
    pop     BX
    pop     AX
    irect
serve_int5_isr  endp
```

---

/PCO/USR/CHUCK/CSRC/ASSY. ASM

```
serve_int2_isr  proc    far
                push   AX
                push   BX
                push   CX
                push   DX
                push   SI
                push   DI
                push   DS
                push   ES

                mov    AX, UAP_DATA
                mov    DS, AX
                mov    ES, AX

                call   Isr2_

                pop    ES
                pop    DS
                pop    DI
                pop    SI
                pop    DX
                pop    CX
                pop    BX
                pop    AX
                iret
serve_int2_isr  endp

serve_int1_isr  proc    far
                push   AX
                push   BX
                push   CX
                push   DX
                push   SI
                push   DI
                push   DS
                push   ES

                mov    AX, DLD_DATA
                mov    DS, AX
                mov    ES, AX

                call   Isr1_

                pop    ES
                pop    DS
                pop    DI
                pop    SI
                pop    DX
                pop    CX
                pop    BX
                pop    AX
                iret
serve_int1_isr  endp

enable_ proc    far
                sti
```

/PCO/USR/CHUCK/CSRC/ASSY. ASM

```

        ret
enable_ endp

disable_ proc far
        cli
        ret
disable_ endp

init_intv_ proc far
        push DS
        push AX

        xor AX, AX
        mov DS, AX

        ; Interrupt types for the 186/51 COMmputer

        mov DS:word ptr 80h, offset serve_int_B274 ; int 0
        mov DS:word ptr 82h, DG_CODE
        mov DS:word ptr 84h, offset serve_int1_isr ; int 1
        mov DS:word ptr 86h, DG_CODE
        mov DS:word ptr 88h, offset serve_int2_isr ; int 2
        mov DS:word ptr 8Ah, DG_CODE
        mov DS:word ptr 8Ch, offset serve_int_isr ; int 3
        mov DS:word ptr 8Eh, DG_CODE
        mov DS:word ptr 90h, offset serve_int_timeout ; int 4
        mov DS:word ptr 92h, DG_CODE
        mov DS:word ptr 94h, offset serve_int5_isr ; int 5
        mov DS:word ptr 96h, DG_CODE
        mov DS:word ptr 98h, offset serve_int6_isr ; int 6
        mov DS:word ptr 9Ah, DG_CODE
        mov DS:word ptr 9Ch, offset serve_int7_isr ; int 7
        mov DS:word ptr 9Eh, DG_CODE

        pop AX
        pop DS
        ret

init_intv_ endp

DG_CODE ends
end begin, ds:dld_data, ss:stack:stktop

```

---

# Application Examples

**5**

---





# CHAPTER 5 82586 APPLICATIONS

## 5.0 OVERVIEW

This chapter is a collection of brief notes related to system considerations when using the 82586 LAN Co-processor. The chapter is based on work performed by Intel's Data Communications Application Engineering staff. This work includes computer simulations and actual debugged hardware/software designs.

### 5.1 MINIMUM 82586 SYSTEM BUS SPEED

82586 Bus bandwidth requirements are an important concern. Parameters that dictate 82586 system bus usage are: buffer size, FIFO-Threshold, interframe spacing, serial data rate, wait states, bus latency, and 8 or 16 bit bus width. The relationship between these parameters is complex.

A worst case analysis can be done to determine the minimum bus frequency that the 82586 must have to receive two or more back to back frames. There are two variables of concern. First, the ratio of the parallel bus frequency,  $F_p$ , to the serial clock frequency,  $F_s$ . The  $F_p/F_s$  ratio affects bus latency (i.e. the time it takes for the 82586 to acquire control of the bus),

number of wait states (i.e. the additional CPU cycle times required between memory address to valid data received), and handling 82586 buffer/status overhead that can be tolerated before the on-chip FIFOs exceed their capacity.

Second, interframe spacing gives additional time for the 82586 to complete placing received data into memory and handle 82586 buffer/status overhead. Figure 5-1 shows the timing relationship and activities performed by the serial side and parallel side of the 82586.

Simulations were performed to provide **guidelines** to designers to establish minimum  $F_s/F_p$  ratios given various bus latency, wait state, and interframe spacing time conditions. The simulations assumed a system using word mode, and worst case conditions consisting of: last buffer exactly filled up, next buffer remaining empty, and prefetch of next buffer descriptor. The most recently received frame was assumed OK.

The results of these simulations are shown in Figure 5-2. Note that various wait state ( $N_W$ ) and bus latency ( $N_L$ ) environments are represented by sloped lines, according to the empirical formula  $16 N_W + N_L = X$  clock cycles.




Figure 5-1. Receive to Receive Interframe Spacing Time Relationships

The following example illustrates use of Figure 5-2:

- Wait states,  $N_W = 0$  clock cycles
- Bus latency,  $N_L = 0$  clock cycles
- IFS = 9.6  $\mu$ s

From Table 5-1, the minimum  $F_p/F_s$  is 0.58. In other words, for  $F_s = 10$  MHz, i.e. IEEE 802.3, then  $F_p$  can be as slow as 5.8 MHz.

One can verify that for IEEE 802.3, where  $F_p/F_s = 0.8$  (i.e.  $F_p = 8$  MHz), that the 82586 can handle the 9.6  $\mu$ s interframe spacing (IFS) even when the sum of 16 times the number of wait states ( $N_W$ ) plus bus latency ( $N_L$ ) is equal to 80. For example, a 82586 system of 0 wait states, and bus latency of 80 clock cycles can handle back to back frames, separated by the IFS time.

Table 5-1 summarizes  $F_p$  for various bus latency/wait state conditions for IEEE 802.3 from Figure 5-2.

**Table 5-1. Minimum Bus Frequency for IFS = 9.6 $\mu$ s**


$N_W$ (Clock)	$N_L$ (Clock)	$F_p$ (Min) MHz
0	0	5.8
0	5	5.9
1	0	6.2
1	5	6.3
2	0	6.5
2	5	6.8

## 5.2 SETTING THE 82586 FIFO-THRESHOLD

The 82586 features a programmable FIFO-Threshold, see section 2.10.4. When the threshold value is reached, the 82586 attempts to acquire the system bus via the HOLD/HLDA protocol.

If the FIFO-Threshold is set too low, the 82586 will be constantly accessing the system bus, creating system inefficiencies because the CPU and other system peripherals must perform additional overhead duties related to relinquishing the bus. If the FIFO-Threshold is set too high, the 82586 may not acquire the bus before the FIFO becomes full (or empty), causing received (or transmit) data to be lost. Thus, an optimal threshold setting can be found based on the number of times the 82586 accesses the bus, and ensuring that received data does not get lost.

The variables of concern to setting the FIFO-Threshold are parallel bus frequency ( $F_p$ ), serial clock frequency ( $F_s$ ), and the bus latency time ( $N_L$ ). The ratio of  $F_p/F_s$  is important because it quantifies the relationship between how quickly the FIFOs are filled, and how fast the FIFOs can be emptied. The latency time quantifies the amount of time the 82586 must wait before it can begin to empty the FIFOs.



**Figure 5-2. CPU/82586 Parallel Bus Frequency Requirements for given Wait States ( $N_W$ ) and Bus Latencies ( $N_L$ )**

82586 system simulations were performed to provide a starting point with which to set an optimal threshold setting. For an actual system, the **FIFO-Threshold setting should be further optimized to accommodate particular application, system and network environments.** The results of the simulations are summarized in Tables 5-2 and 5-3. Table 5-2, the minimum safe FIFO limit presents guidelines for threshold setting, for a given bus latency. Table 5-3 takes into account time required for the 82586 to perform buffer switching. The results from both tables must be added together to yield the recommended threshold limit.

Consider the following example:

Parallel Bus Frequency,  $F_p = 8$  MHz  
 Serial Clock Frequency,  $F_s = 10$  MHz  
 Maximum bus latency,  $N_L = 4$  clock cycles

From Table 5-2 ( $F_p/F_s = 0.8$ ,  $N_L = 4$ ), the minimum safe FIFO limit = 1.

From Table 5-3 (using  $N_L = 5$ ), the FIFO limit offset = 4. Taking the sum of the results from Tables 5-2 and 5-3, the FIFO-Threshold setting for preliminary evaluation should be 5.

**Table 5-2. Minimum Safe FIFO Limit**

Fp/Fs	NL	Minimum FIFO Limit
0.5	0	1
0.5	1	2
0.5	2	2
0.5	3	2
0.5	4	2
0.5	5	3
0.5	8	3
0.5	10	4
0.5	15	5
0.5	20	6
0.5	25	8
0.5	30	9
0.5	40	11
0.8	0	0
0.8	1	0
0.8	2	1
0.8	3	1
0.8	4	1
0.8	5	1
0.8	8	1
0.8	10	2
0.8	15	3
0.8	20	3
0.8	25	4
0.8	30	5
0.8	40	6

**NOTES:**

$F_p$  = Parallel Bus Frequency  
 $F_s$  = Serial Clock Frequency  
 $N_L$  = Bus Latency (in cycles)

**Table 5-3. FIFO Limit Offset**

Fp/Fs	NL	FIFO Limit Offset
0.4	0	6
0.5	0	5
0.8	0	3
0.4	5	8
0.5	5	6
0.8	5	4
0.4	10	10
0.5	10	8
0.8	10	5
0.4	20	13
0.5	20	10
0.8	20	7
0.4	40	-
0.5	40	15
0.8	40	10

**5.3 THE MINIMUM BUFFER SIZE**

The 82586 employs memory buffer chaining to ensure efficient use of memory as described in sections 1.3.1, 2.5.1, 2.8.6, and 2.9.

From a network point of view, the minimum buffer size should be no less than the largest 'short' (control) frame plus a few bytes. This practice will eliminate unnecessary buffer linking. A minimum of 64 to 128 bytes is usually sufficient.

From the 82586 point of view, the upper bound of receive buffer size is a function of the network environment and system memory constraints; **the lower bound is a function of the 82586's ability to prefetch receive buffer descriptors and buffer fill time.** In particular, while the 82586 is filling up a buffer, the 82586 will prefetch the next receive buffer descriptor. Thus, the prefetch must be completed before the current buffer becomes full.

The variables affected receive buffer fill time, and consequently minimum buffer size, are the parallel bus frequency,  $F_p$ , and serial clock frequency,  $F_s$ , bus width, and wait states,  $N_w$ . Computer simulations were performed on a general system to provide designers with the minimum receive buffer size. The results are shown in Table 5-4.

The following example illustrates use of Table 5-4.

Given:

- Parallel bus frequency,  $F_p = 8$  MHz
- Serial clock frequency,  $F_s = 10$  MHz
- Wait states,  $N_w = 1$
- Bus width = 16 bits (word mode)

From Table 5-4, the minimum receive buffer size is 20 bytes.

Note that from Table 5-4 that the largest minimum is 55 bytes. Thus, it can be concluded that in general receive buffers in excess of 64 bytes are sufficient for the 82586 to handle linked lists in hardware.

Table 5-4. Minimum Buffer Size

Fp/Fs	N <sub>W</sub> = 0		N <sub>W</sub> = 1		N <sub>W</sub> = 2	
	Word Mode	Byte Mode	Word Mode	Byte Mode	Word Mode	Byte Mode
0.4	51	*	55	*	42	*
0.5	47	26	51	22	42	20
0.8	36	24	34	22	30	20
1	36	24	34	22	30	20

**NOTES:**

\*Will always underrun or overrun  
 Fp = Parallel Bus Frequency  
 Fs = Serial Clock Frequency

The minimum transmit buffer size is determined by the same factors as receive buffers plus end-of-frame-processing (updating status, pointers, BD count, and statistics; setting up the RU for the next reception; etc.). The 82586 can underrun if the values of Table 5-4 are used for the first transmit buffer of a frame to be transmitted. Underruns will occur when the 82586 is issued a Transmit command just prior to or during a receive operation. In this case, during reception the 82586 will fetch the first TBD and fill the Transmit FIFO. After the completed reception, the 82586 will start transmission and simultaneously complete end-of-frame-processing. End-of-frame-processing will delay the prefetch of the second TBD, and cause the underrun. Thus the minimum length of the first Transmit Buffer must be long enough so that the next TBD prefetch will occur before the first buffer is transmitted. For systems with Fp/Fs = 0.6 a first transmit buffer in excess of 75 bytes is usually sufficient to avoid underruns; for systems with Fp/Fs = 0.8, the first transmit buffer should be in excess of 54 bytes. The succeeding transmit buffers for a single frame can follow the recommendations of Table 5-4.

The 82586 supports simultaneous transmit and end-of-frame-processing operations to ensure that the 82586 will be able to transmit soon after a receive operation. Thereby avoiding the case where a receiving station continually gets beaten onto the network by other stations. This case is important in communication intensive applications like file servers.

**5.4 SYSTEM CONFIGURATIONS**

**5.4.1 80186 Elementary Maximum Mode System**

**SYSTEM INTERFACE**

The 82586 does not require any 'TTL glue' to interface to an 80186 microprocessor bus. Thus, it is highly recommended for minimum component count communication systems (see Figure 5-3). The 82586 is configured to Maximum Mode by strapping the MN/MX pin to ground; in this mode the 82586 generates status signals that will be used for bus control signal generation.

The 82586 is clocked by the CLKOUT signal generated by 80186. Thus, the existing address latches, data receivers and bus controller can be shared by the CPU and the 82586.

The  $\overline{S0}$ ,  $\overline{S1}$  signals of the 80186 and 82586 are wired together, driving the 8288 bus controller. The 80186 and 82586 have internal pullups so no external resistors are required on the  $\overline{S0}$ ,  $\overline{S1}$ ,  $\overline{S2}$  lines. The 8288's  $\overline{S2}$  input is driven only from the 80186; this status is not generated by the 82586 because it accesses memory only (no I/O). The  $\overline{S0}$ ,  $\overline{S1}$  and  $\overline{S2}$  lines are used by the 8288 to generate a full set of standard bus control signals.

The shared data bus of the 80186 and the 82586 is 16 bits wide. The system memory can be accessed either by the 80186 or by the 82586. Bus arbitration is resolved by the HOLD/HLDA protocol. The CPU grants the bus to the 82586 by issuing the HLDA high as a response to bus request from the 82586 (HOLD high). The CPU is able to withdraw its bus grant by dropping HLDA low. In this case the 82586 will release the bus within a maximum four clock cycles in word mode (see section 2.10.3).

Care must be taken so that the CPU does not take away HLDA during transmission or reception because there will be a high chance of frame abortion by underrun or overrun respectively.

Communication on the task level between the CPU and the 82586 is accomplished by a shared system memory mailbox, the System Control Block, and the CA/INT handshake.

It is possible to create a multimaster system by using the 8289 bus arbiter. It is suggested that in these systems the 82586 communication node is assigned the highest priority. A high priority will ensure a minimum bus latency for the 82586 whenever it needs the bus, thus avoiding waste of bus bandwidth by underrun or overrun frames.

To realize the IEEE 802.3 standard (i.e. 10 Mbps serial data rate and 9.6  $\mu$ s Interframe Spacing), it is sufficient to operate at 8 MHz system clock and zero wait state bus cycles. Also, lower rates and slower memories (that introduce wait state) are possible in IEEE 802.3 systems, see section 5.1.

## SERIAL INTERFACE

Figure 5-3 displays an 80186 based Elementary Maximum Mode System, containing an Intel 82501 Ethernet Serial Interface.

## 5.4.2 Stand Alone Multibus System

### SYSTEM INTERFACE

It is possible for an 82586 CPU system to share a memory interface via the Multibus as shown in Figure 5-4. The Multibus is the Intel's standard bus structure which allows Intel's board products to communicate. Standard address latches, data transceivers and a bus controller are needed in order to interface to a demultiplexed Multibus.


The 8289 Bus Arbiter is needed to resolve Multibus arbitration. It is recommended to assign the 82586 system the highest priority in order to efficiently handle communication tasks. The highest priority interrupt request on the Multibus, INTO, is used to inform the remote CPU that a communications task was completed.

## 5.4.3 Dual Port RAM Systems

### SYSTEM INTERFACE


The 82586 operating at 10 Mbps serial bit rate, may utilize a significant percentage of bus bandwidth, thus leaving insufficient bus bandwidth for other purposes. When the 82586 bus bandwidth utilization is intolerable, a dual port memory system with one port dedicated to the 82586 is recommended. Figure 5-7 displays a typical dual port memory based system.

The basic building blocks for the dual port RAM system are standard dynamic RAM's and the 8207 DRAM Controller. The 8207 provides not only dynamic RAM refresh, but also arbitrates between each of the process requests and directs data to or from the appropriate port. The 8207 has a LOCK capability that enables the 82586 to lock out CPU accesses while the 82586 finishes descriptor and error tally processing, see section 2.7.6.




230814-77

Figure 5-3. 80186 Elementary Maximum Mode System



230814-80

Figure 5-4. 82586 Stand Alone Multibus Interface



230814-81

Figure 5-5. 82586 Used in a Dual Port Configuration



The dual port RAM consists of two memory banks (LOW and HIGH), eight 8283 latches, their steering logic (four NAND gates plus two inverters), 8207, a MUX, and a memory read/write control logic (BYTE MARK LATCHes plus two NAND gates). The port is selected to read/write from/to the memory via PSEL, PSEN 8207 generated signals and DEN signals generated by both ports systems. The LOW or HIGH bank is selected by the BYTE MARK LATCH (driven by A0, BHE and PSEN). The transfer direction (read or write) is selected via the WE signal from the 8207 and DT/R signals generated by both port systems. The port arbitration is provided by the 8207, that is strobing-in both port addresses via a MUX and outputs the presently selected port address.

The strobed-in address is chosen by the 8207 generated MUX signal. Once the processor commanded transfer is executed, an  $\overline{\text{XACK}}$  signal is issued by the 8207 to acknowledge transfer completion. As shown in Figure 5-5 configuration, the 82586 has absolute control of the dual ported memory, immediately after issuing the HOLD signal. This is accomplished by the 8207 LOCK signal driven by the 82586 HOLD.

The 82586 port system shown in Figure 5-5 is similar to the MULTIBUS stand-alone configuration. Thus a dedicated MOS level Clock Generator is needed on the 82586 port.

### NOTE:

If a 22 bit address space is sufficient, the 82586 can be configured to Minimum Mode (strapping the MN/MX pin to VCC). In this mode, the 82586 generates directly the DEN and DT/R signals, thus saving the 8288 Bus Controller.

A low cost dual port RAM design is discussed in section 5.6.

### 5.4.4 Multiple Bus Master Systems

The 82586 is commonly used in systems with other bus masters, for example, Intel's Text Coprocessor, the

82730, or multiple 82586s. To ensure that these bus masters are initialized separately, the following procedure is recommended.

- 1) Reset the system through a hardware RESET.
- 2) Set up the SCP, ISCP for Master Number 1, with appropriate pointers.
- 3) Give Channel Attention to Master Number 1.
- 4) Change the ISCP SCB OFFSET address in ISCP for Master Number 2.
- 5) Give Channel Attention to Master Number 2.

Steps 4 and 5 may be repeated for the third or more master on the same bus.

## 5.5 CALCULATING UNIQUE MULTICAST ADDRESSES

The 82586 performs multicast address filtering through a hashing algorithm, as described in sections 2.3.2 and 2.8.5. The CRC polynomial is used to map the received multicast address into a hash table consisting of 64 bits. Because the CRC polynomial is used, it is possible for two or more multicast addresses to be mapped into the same bit in the hash table.

It is possible to select up to 64 unique multicast addresses. The Pascal program Hash Calculation, shown in Table 5-5, selects unique addresses. The user may specify either the 16 or 32-bit CRC function, and variable address length (1 to 6 bytes). A warning will be issued for non-multicast addresses (i.e. starting with a 0 bit). The function HASH computes the Hash value which is the bit address in the 82586 Hash table.

## LAN COMPONENTS USER'S MANUAL

Table 5-5. PROGRAM Hash Calculation (INPUT, OUTPUT)

```

TYPE Mctype                = ARRAY [0..47] OF BOOLEAN; (* bit pattern
                                that represents the Multicast Address.
                                0 is the least significant bit.
                                Addresses shorter than 6 bytes are
                                justified to the least significant bit. *)

                                HTtype                = 0..63;          (* entry of hash table *)

VAR AddressLength          : 1..6;          (* Address Length *)
    CRCLength             : INTEGER;       (* if 16 then CRC 16 else CRC 32*)
    MCV                   : Mctype;       (* Multicast Address Vector *)
    k, l, m               : INTEGER;       (* temp *)
    digit                 : CHAR;          (* hexadecimal digit *)
    numb                  : INTEGER;       (* numerical equivalence *)

FUNCTION HASH (AL          (* Address Length in bytes *)
              CL:INTEGER;  (* CRC length: 16 or 32 bits *)
              X:Mctype)   (* bit array that represents Multicast
                          Address *)
    : HTtype;             (* result: HASH value between 0 and 63 *)

VAR
    A      : ARRAY [0..31] OF BOOLEAN; (* the CRC generator *)
    FB     : BOOLEAN;                  (* Feedback *)
    i      : INTEGER;                  (* temp *)
    Y      : HTtype;                   (* Y = Hash(X) *)

BEGIN (* this function returns the hashed value of X.
        according to the Address Length and the CRC Length *)

    FOR i:=0 TO 31 DO A[i] := true; (* initialize to all ones *)

    FOR i:=0 TO AL*8-1 DO (* repeat according to the address length *)
        BEGIN
            IF CL=16 THEN (* separate CRC computation for CRC-16 *)
                BEGIN
                    FB := A[15] <> X[i]; (* compute feedback *)
                                        (* shift the CRC register *)

                    A[15] := A[14];
                    A[14] := A[13];
                    A[13] := A[12];
                    A[12] := A[11] <> FB; (* exclusive or *)
                    A[11] := A[10];
                    A[10] := A[9];
                    A[9] := A[8];
                    A[8] := A[7];
                    A[7] := A[6];
                    A[6] := A[5];
                    A[5] := A[4] <> FB;
                    A[4] := A[3];
                    A[3] := A[2];
                    A[2] := A[1];
                    A[1] := A[0];
                    A[0] := FB;
                END
            END
        END
    END

```

Table 5-5. PROGRAM Hash Calculation (INPUT, OUTPUT) (Continued)

```

ELSE
BEGIN      (* separate computation for CRC-32 *)
FB := A[31] <> X[i];      (* compute feedback *)
                          (* shift the CRC register *)

A[31] := A[30];
A[30] := A[29];
A[29] := A[28];
A[28] := A[27];
A[27] := A[26];
A[26] := A[25] <> FB;
A[25] := A[24];
A[24] := A[23];
A[23] := A[22] <> FB;
A[22] := A[21] <> FB;
A[21] := A[20];
A[20] := A[19];
A[19] := A[18];
A[18] := A[17];
A[17] := A[16];
A[16] := A[15] <> FB;
A[15] := A[14];
A[14] := A[13];
A[13] := A[12];
A[12] := A[11] <> FB;
A[11] := A[10] <> FB;
A[10] := A[9] <> FB;
A[9] := A[8];
A[8] := A[7] <> FB;
A[7] := A[6] <> FB;
A[6] := A[5];
A[5] := A[4] <> FB;
A[4] := A[3] <> FB;
A[3] := A[2];
A[2] := A[1] <> FB;
A[1] := A[0] <> FB;
A[0] := FB;
END;

END;      (* of CRC calculation *)

      (* select the 6 bits out of the CRC register *)
IF A[5] THEN Y := 1 ELSE Y := 0;
IF A[6] THEN Y := Y + 2;
IF A[7] THEN Y := Y + 4;
IF A[2] THEN Y := Y + 8;
IF A[3] THEN Y := Y + 16;
IF A[4] THEN Y := Y + 32;
HASH := Y;      (* return the value *)
END;      (* of hash function *)

```

Table 5-5. PROGRAM Hash Calculation (INPUT, OUTPUT) (Continued)

```

BEGIN      (* main program that interacts with the user *)
WRITELN ('This program calculates the hash function of Multicast addresses');
WRITELN ('Type CTRL/Y for exiting the program')
WRITELN(' ');
WRITE('Enter CRC length (16 for CRC-16) >> ');
READLN(CRCLength);
WRITE ('Enter Address length (in bytes) >> ');
READLN(AddressLength);
IF AddressLength>6 THEN WRITELN(' Out of range !')

ELSE BEGIN

REPEAT      (* for each Multicast Address in the set *)

FOR k:=0 TO 47 DO MCV[k] := FALSE;      (* initialize the multicast vector *)

WRITELN('Enter Multicast Address (exactly ', AddressLength*2:3,' hexadecimal
digits');
WRITE('starting with MOST significant) >> ');

FOR k:= AddressLength*2-1 DOWN TO 0 DO      (* for all digits *)
BEGIN      (* read a hexadecimal digit *)
READ(digit);      (* and convert it to binary *)
IF (48<=ORD(digit)) AND (ORD(digit)<58) THEN numb := (ORD(digit)-48)
ELSE
IF (65<=ORD(digit)) AND (ORD(digit)<71) THEN numb := (ORD(digit)-55)
ELSE
IF (97<=ORD(digit)) AND (ORD(digit)<103) THEN numb := (ORD(digit)-87);

FOR l:=0 TO 3 DO
BEGIN      (* convert the digit to binary and
insert it to the vector *)
IF ODD(numb) THEN MCV[4*k+l] := TRUE ELSE MCV[4*k+l] := FALSE;
numb := numb DIV 2;
END;
END;
READLN;      (* flush the line *)
IF NOT MCV[0] THEN WRITELN ('not a multicast address!');

(* call the hash function *)
WRITELN('HASH = ',HASH(AddressLength, CRCLength, MCV));

UNTIL FALSE;      (* for ever *)
END;      (* of loop for specific Multicast Address *)
END.

```

## 5.6 A LOW COST DUAL PORT MEMORY DESIGN

The 82586 is a bus master designed to share the CPU system bus. The shared bus configuration affords systems that use the fewest components and lower cost. However, in some applications the bus bandwidth required by the 82586 may seriously degrade system performance. The solution to this problem is a dual port memory between the host CPU and the 82586. Figure 5-6 illustrates a shared bus system and Figure 5-7 shows a dual port 82586/CPU system configuration.

In 82586 applications the dual port approach is useful in the following cases:

- 1) To minimize bus contention between the CPU and the 82586. The 82586 bus interface design is free of bus latency concerns. This issue is important in systems where the peripherals attached to the system bus cause latency that cannot be tolerated by the 82586, or vice versa.
- 2) To interface to a limited bandwidth bus. The 82586 may consume as much as 2M bytes/s bandwidth while transmitting or receiving data at 10 Mbps. The instantaneous bandwidth required to meet the IEEE 802.3 specification is even greater. In a dual port system the host CPU is able to access memory when the 82586 is accessing memory, thus high system performance is maintained. This issue is particularly important in 8-bit bus systems.
- 3) To simplify the interface between the 82586 and non-Intel CPUs.

This section describes an example of dual port design using the 82586 with an 80186.

### 5.6.1 Hardware Design

The major characteristics of the hardware design are as follows:

Dual Port Memory Size	- 8K bytes
Memory Type	- Static RAM's
CPU	- 80186
Bus Arbitration Logic	- TTL SSI/MSI chips
82586 Bus Speed	- 8 MHz
82586 Serial Data Rate	- 10 Mbps

The objective of this hardware design is to keep the design simple and inexpensive. Figure 5-8 shows a block diagram of the hardware. The CPU interface is general enough to simplify the interface to CPU's with multiplexed or demultiplexed data/address buses. The size of the system RAM is a function of the following factors:

- 1) Network traffic size.
- 2) Net traffic pattern (size of frames).
- 3) Other CPU tasks.

The memory size is 8K bytes to satisfy typical needs. However, the hardware accommodates expansion of the dual port RAM. Static RAMs are used to keep the design simple and low cost.

The 82586 is set to Minimum Mode to keep the chip count low. The CPU for the example is the 80186. Figure 5-9 shows a general purpose CPU interface.




Figure 5-6. A Typical Shared Memory Design Using the 82586




Figure 5-7. A Typical Dual Port Memory Design Using the 82586




Figure 5-8. Hardware Block Diagram

### BUS ARBITRATION LOGIC

Bus contention between the 82586 and the 80186 is resolved on the basis of the following principles:

- 1) When the 82586 is accessing the Dual Port Memory RAM, the CPU is prevented from accessing the memory by inhibiting the Ready signal.
- 2) The CPU can access memory whenever the 82586 is not accessing it.
- 3) The 82586 gains control of the bus within four to five clocks after a request, and the CPU is put into the wait mode.

The sequence of events when the 82586 requests the bus is:

- 1) The 82586 requests the bus by activating the HOLD signal.
- 2) The HLDA is given to the 82586 after five clocks max.
- 3) The Ready signal to the CPU is disabled within one clock of the 82586 HOLD request.
- 4) The CPU is isolated from the dual port RAM by disabling the data buffers within 2 clocks of the 82586 HOLD request.
- 5) The multiplexer is switched to the 82586 bus.
- 6) If the CPU is accessing the dual port RAM at the time of the 82586 bus request, the CPU is either placed in a wait mode, or it is given enough time to complete its bus cycle.
- 7) If the CPU has been placed in a wait mode, it remains there until the 82586 is done with the Dual Port RAM. Then the CPU's data and address buffers are enabled, the Ready signal is enabled and the multiplexers are switched back to the CPU, thus allowing the CPU enough time to complete its cycle.

The Channel Attention for the 82586 is generated using a peripheral chip select line of the 80186. In this application, the interrupts from the 82586 are ignored. The diagnostic software, discussed in section 5.6.2, works under an interactive polled environment.

### READY GENERATION

The design adopts a simple scheme to generate the Ready signal for the 82586 and the 80186. The Ready is generated when either the Read or Write signal goes active. The 82586 is given the Ready signal if it is holding the bus (HOLD active) and either Read or Write

signal is active. During this period the Ready signal going to the 80186 Ready generation logic is disabled.

The Dual Port RAM generates its own Ready signal for the 80186. This Ready signal is only generated when the 80186 accesses the Dual Port RAM and the 82586 HOLD is inactive. Other memory blocks and peripherals should generate their own Ready signal. Thus all the Ready signals going to the 80186 can be ORed together provided that they are normally low.

Asynchronous Ready is used for both 82586 and 80186 for ease of implementation. This design requires zero wait states for both 82586 and 80186 access. However, for slower memories, a wait state generator may be added to the Ready generation logic.


### SETTING THE FIFO LIMIT

When the 82586 needs the bus, it activates its HOLD signal and waits for the HOLD Acknowledge signal (HLDA) before starting any memory access cycles. In the case when the CPU and the 82586 are on the same bus, the HOLD signal from 82586 will go to the HOLD input of the CPU. The CPU will eventually grant the HOLD Acknowledge (HLDA) to the 82586. The time to grant HLDA is dependent on the CPU and the task it is executing at the time of the HOLD request. When HLDA is granted, the 82586 starts its memory access operations.

The 82586 Receive and Transmit FIFO-Threshold limits are set as a function of the HOLD-HLDA delay. The following Receive case illustrates how the FIFO-Thresholds are set. Assume that the Receive FIFO trigger is set at 6. This setting will ensure that the 82586 will make a bus request when 6 bytes have been placed into the Receive FIFO. Since the FIFO is 16 bytes deep, the 82586 must start emptying out the FIFO before the FIFO fills up. In this example, the 82586 must acquire the bus within 10 bytes time (16 - 6 bytes) to avoid an overrun condition. At 10 Mbps, 10 bytes equates to 8 microseconds or 64 CPU clocks (assuming the CPU is running at 8 MHz clock rate). Depending upon the application environment, granting the bus to the 82586 in 64 clock times may or may not be easy to accomplish.

The dual port design avoids the problems associated with bus latency. The HOLD Acknowledge is given to the 82586 within 5 clock cycles of the HOLD request, thus allowing for very small HOLD-HLDA delays.


The 82586 operates in a burst mode when it is reading or writing to the memory. The length of the burst is a function of the number of bytes in the Receive or Transmit FIFO at the time the 82586 gets the HOLD Acknowledge signal. When the 82586 obtains control of the bus, it empties the entire contents of the FIFOs.



230814-85

Figure 5-9. General Purpose CPU Interface






230814-86

Figure 5-9. General Purpose CPU Interface (Continued)

# LAN COMPONENTS USER'S MANUAL



230814-87

Figure 5-10A. 82586 Dual Port Design Schematics

# LAN COMPONENTS USER'S MANUAL




Figure 5-10A. 82586 Dual Port Design Schematics (Continued)

# LAN COMPONENTS USER'S MANUAL




Figure 5-10B. 82586 Dual Port Design Schematics

Thus maximum bus efficiency is achieved when the 82586 acquires the bus with a full FIFO. A very small HOLD-HLDA delay will allow a high setting of the FIFO-Threshold. The HOLD-HLDA handshake between the 82586 and the CPU always results in a finite amount of wasted bus clock cycles due to HOLD and HOLD Acknowledge synchronization by the 82586 and the CPU, as described in section 2.10.3.

In summary, the HOLD-HLDA handshake results in wasted bus clocks. In order to realize an efficient system, the 82586 must transfer the maximum number of bytes before giving up control of the bus. In the case of the 82586, these burst sizes should be 16 bytes (i.e. the FIFO size). The objective of the design should be to have 16 bytes in the FIFO when the 82586 gets the bus, so that it may empty out the FIFO in a single burst. A short HOLD-HLDA delay reduces the concern for DMA overruns; thus a high FIFO-Threshold setting is possible.

Another advantage of this design is that HLDA is always given to the 82586 between 4 and 5 clock cycles after a HOLD request. This provides more efficient bus utilization than with a direct microprocessor interface where HOLD and HLDA latency will vary much more than one clock cycle.

The discussion above centered on reception, however the same arguments are true for Transmission. Recall from section 2.10.4 that when programming the FIFO-Threshold using the CONFIGURE command, the parameter programmed is the threshold point for the Transmit FIFO. The Receive FIFO-Threshold is sixteen's compliment (15-trigger parameter) of the value programmed.

Hardware schematics are shown in Figure 5-10A through 5-10D.

### 5.6.2 Application Software

The 82586 dual port hardware design was tested using an 80186 based board, running at 8 MHz. Two ribbon cables access the 80186 address, data, and control signals. These signals are brought to the 82586 board via connectors J0 and J1 (see Figure 10E). The 80186 board operated with an Intel iSBC 957B package monitor program. The 957B monitor was used to debug 82586 hardware and software. For more information on the 957B monitor, refer to the "iSBC 957B™ iAPX 86/88 User's Guide" (Intel order number 143979-002).

The 82586 diagnostic software allows interactive usage. The software was developed using an Intel MDS Series III and downloaded to the 82586 board through the serial link on the 80186 board.

The diagnostic software has the following capabilities.

- Initialize the 82586 by setting up the System Control Pointer, Intermediate System Control Pointer and System Control Block.
- Create a linked list of 16 Frame Descriptors for receive frames. These Frame Descriptors were linked to a linked list of 16 Buffer Descriptors, which in turn pointed to 16 buffers, each of 128 bytes. Figure 5-11 illustrates the memory structure set up.
- The interactive software package is capable of setting up and executing one or all (through linked lists) the 82586 Action Commands, namely NOP, IA SETUP, CONFIGURE, MC SETUP, TRANSMIT, DUMP, TDR, and DIAGNOSE. Additionally, the contents of these commands can be modified from the console and more than one command may be executed by linking them onto a linked list.
- The System Control Block commands for the Command Unit, as well as the Receive Unit, can also be given from the console.
- The Transmit and Receive Frame Descriptors and buffers can be modified interactively from the console.
- Several commands are available for interactive observation. In particular, the following fields in the 82586 memory structures are available for observation:

#### 1) System Control Block:

- Status field
- Acknowledge bits
- CUC, RUC fields
- Error tallies (alignment, CRC, overrun and resource errors)

#### 2) Command Blocks:

- Status field
- Link field
- Command related parameters

#### 3) Transmit and Receive Buffers:

- Transmit and Receive Buffer Descriptors and buffer areas
- Receive Frame Descriptors

Table 5-6 contains the software listings for this application. Figure 5-12A through 5-12K illustrates the flow for the software modules.




Figure 5-10C. 82586 Dual Port Design Schematics

230814-90

# LAN COMPONENTS USER'S MANUAL




FIG 5-12D




FIG. 5-12A




FIG. 5-12B





FIG. 5-12A

FIG. 5-12A

230814-91


Figure 5-10C. 82586 Dual Port Design Schematics (Continued)



230814-92

Figure 5-10D. 82586 Dual Port Design Schematics





230814-93

Figure 5-10D. 82586 Dual Port Design Schematics (Continued)

# LAN COMPONENTS USER'S MANUAL




Figure 5-10E. 82586 Dual Port Memory Test Hardware




Figure 5-11. Memory Map for 82586

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings**

```

/*****
*
*
*          82586 DUAL PORT MEMORY DESIGN
*
*          INTERACTIVE DIAGNOSTIC SOFTWARE
*
*          JAN. '84   SN/MH
*
*
*****/

1      DIAGNOSTICS#FOR#82586: DD;
2      1      declare MAIN label public;

/* Word Declare */
3      1      declare FOREVER          literally 'WHILE 1';

/* Constant Declare */
4      1      declare CA$PTR          literally '700H',
LPBK$ON$PTR          literally '701H',
LPBK$OFF$PTR         literally '702H',
CMD$START           literally '0100H',
RCV$START           literally '0010H',
CMD$ABORT           literally '0400H',
RCV$ABORT           literally '0040H',
CMD$SUSPEND         literally '0300H',
RCV$SUSPEND         literally '0030H',
CMD$RESUME          literally '0200H',
RCV$RESUME          literally '0020H',
C$RES               literally '0080H',
CR                  literally '0DH',
LF                  literally '0AH',
BS                  literally '0BH',
SP                  literally '20H',
DEL                 literally '07FH',
BEL                 literally '07H',
TRUE                literally '0FFH',
FALSE               literally '0H',
TRUEW               literally '0FFFFH';

/* Address Declare */
5      1      declare SCP$OFFSET      word data (0FFF6H);
6      1      declare ISCP$OFFSET     word data (0FFE0H);
7      1      declare SCB$OFFSET      word data (0FFD0H);
8      1      declare RX$OFFSET       word data (0E000H);
9      1      declare TX$OFFSET       word data (0E800H);
10     1      declare NOP$OFFSET      word data (0FF70H);
11     1      declare IA$SETUP$OFFSET word data (0FF76H);
12     1      declare CONF$OFFSET     word data (0FF82H);
13     1      declare MC$SETUP$OFFSET word data (0FF94H);
14     1      declare TRANSMIT$OFFSET word data (0FFA2H);
15     1      declare TDR$OFFSET      word data (0FFB2H);
16     1      declare DUMP$STAT$OFFSET word data (0FFBAH);
17     1      declare DIAG$OFFSET     word data (0FFC2H);
18     1      declare RFD$OFFSET      word data (0F200H);
19     1      declare RBD$OFFSET      word data (0F000H);
20     1      declare TSD$OFFSET      word data (0F100H);
21     1      declare DS$BUFF$OFFSET  word data (0F400H);
22     1      declare EX$TRANSMIT$OFFSET word data (0F500H);

23     1      declare MSG$PTR          pointer,
MSG$BUF based MSG$PTR (5)          byte,
INT$PTR          pointer,

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

		C\$BUF (160)	byte,	
		ASCII\$BUF (2)	byte,	
		INT\$BUF	byte,	
		NEXT\$CMD\$OFFSET	word,	
		CURRENT\$CMD\$OFFSET	word,	
		CMD\$PTR	pointer,	
		DAT based CMD\$PTR	byte,	
		MESSAGE\$WORD	word,	
		MESSAGE\$BYTE	byte,	
		MESSAGE\$STATUS	byte,	
		CMD\$TOP\$STATUS	byte,	
		CMD\$TOP\$OFFSET	word,	
24	1	declare COMMON\$BASE	selector	data (6000H);
25	1	declare SCB\$BASE	word	data (6);
		/* System Configuration Pointer */		
26	1	declare SCP\$PTR	pointer;	
27	1	declare SCP	structure	
		(SYSBUS	word,	
		DUMMY	dword,	
		ISCP\$offset	word,	
		iscp\$base	word)	at(6FFF6h);
		/* Intermediate System Control Pointer */		
28	1	declare ISCP\$PTR	pointer;	
29	1	declare ISCP	structure	
		(BUSY	word,	
		SCB\$OFFSET	word,	
		SCB\$BASE1	word,	
		SCB\$BASE2	word)	at(6FFE0H);
		/* System Control Block */		
30	1	declare SCB\$PTR	pointer;	
31	1	declare SCB	structure	
		(STAT	word,	
		CMD	word,	
		CBL\$OFFSET	word,	
		RFD\$OFFSET	word,	
		CRC\$ERRS	word,	
		ALN\$ERRS	word,	
		RSC\$ERRS	word,	
		OVRN\$ERRS	word)	at(6FFD0H);
		/* Receive Frame Descriptor */		
32	1	declare RFD\$PTR	pointer;	
33	1	declare RFD (10h)	structure	
		(STAT	word,	
		EL\$S	word,	
		LINK\$ADDRESS	word,	
		BD\$PTR	word,	
		DEST\$ADDRESS (6)	byte,	
		SOURCE\$ADDRESS (6)	byte,	
		TYPE\$FIELD	word)	at(6F200H);
		/* Receive Buffer Descriptor */		
34	1	declare RBD\$PTR	pointer;	
35	1	declare RBD (10H)	structure	
		(ACT\$COUNT	word,	
		NEXT\$BD\$ADD	word,	
		BUFF\$OFFSET	word,	
		BUFF\$BASE	word,	
		SIZE	word)	at(6F000H);
		/* Transmit Buffer Descriptor */		
36	1	declare TBD\$PTR	pointer;	
		TBD (10H)	structure	
		(ACT\$COUNT	word,	
		NEXT\$BD\$ADD	word,	
		BUFF\$OFFSET	word,	
		BUFF\$BASE	word)	at(6F100H);

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

		/* NOP Command */	
37	1	declare NOP\$PTR	pointer;
38	1	declare NOP	structure (STAT                   word, CMD                   word, LINK\$ADDRESS       word) at(6FF70H);
		/* Individual Address Setup */	
39	1	declare IA\$SETUP\$PTR IA\$SETUP	pointer, structure (STAT                   word, CMD                   word, LINK\$ADDRESS       word, IA\$ADDRESS (6)     byte) at(6FF76H);
		/* Configuration Command */	
40	1	declare CONF\$PTR CONF	pointer, structure (STAT                   word, CMD                   word, LINK\$ADDRESS       word, BYTE\$CNT            byte, FIFO\$LIM            byte, SAV\$BP\$RDY          byte, LPBK\$PRELEN\$ADDLEN byte, PRIORITY            byte, IF\$SPACE            byte, SLOT\$TIME           byte, RETRY\$NUM\$SLT\$TMH  byte, MOD\$CNTL            byte, FILTER               byte, MIN\$FRAME\$LEN      word) at(6FF82H);
		/* Multicast-ID Setup */	
41	1	declare MC\$SETUP\$PTR MC\$SETUP	pointer, structure (STAT                   word, CMD                   word, LINK\$ADDRESS       word, MC\$CNT              word, MC\$ID (6)            byte) at(6FF94H);
		/* Transmit Command */	
42	1	declare TRANSMIT\$PTR TRANSMIT	pointer, structure (STAT                   word, CMD                   word, LINK\$ADDRESS       word, BUF\$DESC\$PTR       word, DEST\$ADDRESS (6)    byte, TYPE\$FIELD           word) at(6FFA2H);
		/* Time Domain Reflectmeter Test */	
43	1	declare TDR\$PTR TDR	pointer, structure (STAT                   word, CMD                   word, LINK\$ADDRESS       word, TIME                 word) at(6FFB2H);
		/* Dump Status */	
44	1	declare DUMP\$STAT\$PTR DUMP\$STAT	pointer, structure (STAT                   word, CMD                   word, LINK\$ADDRESS       word, BUF\$PTR             word) at(6FFBAH);

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

/* Diag */
45 1      declare DIAG*PTR      pointer,
          DIAG                  structure
                                (STAT      word,
                                CMD        word,
                                LINK*ADDRESS word) at(6FFC2H);

/* Receive Buffer */
46 1      declare RXB*PTR pointer,
          RX (10H)              structure
                                (BUF(BOH) byte) at(6E000H);

/* Transmit Buffer */
47 1      declare TXB*PTR      pointer,
          TX (10H)              structure
                                (BUF(BOH) byte) at(6E800H);

/* Extra Transmit Command */
48 1      declare EX*TRANSMIT*PTR pointer,
49 1      declare EX*TRANSMIT(10) structure
                                (STAT      word,
                                CMD        word,
                                LINK*ADDRESS word,
                                BD*PTR     word,
                                DEST*ADDRESS(6) byte,
                                TYPE       word) at(6F500H);

/* Channel Attention */
50 1      CA: procedure;
51 2      call time(1);
52 2      output(CA*PTR) = 1;
53 2      end CA;

/* Acknowledge routine */
54 1      ACK: procedure;
55 2      SCB.CMD = SCB.STAT and OF000H;
56 2      call CA;
57 2      end ACK;

/* Command Block Initialization Procedure */

/* NOP COMMAND */
58 1      NOP*CMD: procedure;
59 2      NOP.STAT = 0;
60 2      NOP.CMD = 0A000H;
61 2      NOP.LINK*ADDRESS = OFFFFH;
62 2      SCB.CMD = CMD*START;
63 2      end NOP*CMD;

/* INDIVIDUAL ADDRESS SET UP COMMAND */
64 1      IA*SETUP*CMD: procedure;
65 2      IA*SETUP.STAT = 0;
66 2      IA*SETUP.CMD = 0A001H;
67 2      IA*SETUP.LINK*ADDRESS = OFFFFH;
68 2      IA*SETUP.IA*ADDRESS (0) = 0; /* INDIVIDUAL ADDRESS 6BYTE */
69 2      IA*SETUP.IA*ADDRESS (1) = 0AAH;
70 2      IA*SETUP.IA*ADDRESS (2) = 0;
71 2      IA*SETUP.IA*ADDRESS (3) = 12H;
72 2      IA*SETUP.IA*ADDRESS (4) = 34H;
73 2      IA*SETUP.IA*ADDRESS (5) = 56H;
74 2      SCB.CMD = CMD*START;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

75 2      end IA$SETUP$CMD;

      /* CONFIGURATION BLOCK INITIALIZATION */

76 1      CONF$CMD: procedure;

77 2          CONF. STAT = 0; /* Configuration command status,
                               it should be set to 0. */
78 2          CONF. CMD = 0A002H; /* Configuration command word */
79 2          CONF. LINK$ADDRESS = OFFFFH; /* Next command link address */
80 2          CONF. BYTE$CNT = 12; /* Configuration parameter byte
                                   count */
81 2          CONF. FIFO$LIM = 8; /* 8-bytes FIFO limit */
82 2          CONF. SAV$BP$RDY = 0;
83 2          CONF. LPBK$PRELEN$ADDRLEN = 26H; /* 6-bytes address length,
                                                8-bytes preamble length */
84 2          CONF. PRIORITY = 0;
85 2          CONF. IFS$SPACE = 96; /* Interframe spacing 9.6 micro sec */
86 2          CONF. SLOT$TIME = 0;
87 2          CONF. RETRY$NUM$SLT$TMH = 0F2H; /* Retry number =15, slot time 51.2
                                                micro sec */
88 2          CONF. MOD$CNTL = 1; /* Promiscuous mode */
89 2          CONF. FILTER = 0; /* CRS and CDT filters not used */
90 2          CONF. MIN$FRAME$LEN = 64; /* Minimum frame length 64-bytes */
91 2          SCB. CMD = CMD$START;

92 2      end CONF$CMD;

      /* MULTICAST-ID SETUP COMMAND */

93 1      MC$SETUP$CMD: procedure;

94 2          MC$SETUP. STAT = 0; /* it should be 0. */
95 2          MC$SETUP. CMD = 0A003H; /* Multicast command */
96 2          MC$SETUP. LINK$ADDRESS = OFFFFH;
97 2          MC$SETUP. MC$CNT = 6H;
98 2          MC$SETUP. MC$ID (0) = OFFH; /* Multicast IDs */
99 2          MC$SETUP. MC$ID (1) = OFFH;
100 2         MC$SETUP. MC$ID (2) = 12H;
101 2         MC$SETUP. MC$ID (3) = 34H;
102 2         MC$SETUP. MC$ID (4) = 56H;
103 2         MC$SETUP. MC$ID (5) = 78H;
104 2         SCB. CMD = CMD$START;
105 2      end MC$SETUP$CMD;

      /* TRANSMIT COMMAND */

106 1      TX$CMD: procedure;

107 2          TRANSMIT. STAT = 0.
108 2          TRANSMIT. CMD = 0A004H,
109 2          TRANSMIT. LINK$ADDRESS = OFFFFH;
110 2          TRANSMIT. BUF$DESC$PTR = TBD$OFFSET;
111 2          TRANSMIT. DEST$ADDRESS (0) = 00; /* TRANSMIT DESTINATION ADDRESS */
112 2          TRANSMIT. DEST$ADDRESS (1) = 0AAH; /* 6BYTES */
113 2          TRANSMIT. DEST$ADDRESS (2) = 00;
114 2          TRANSMIT. DEST$ADDRESS (3) = 00;
115 2          TRANSMIT. DEST$ADDRESS (4) = 0AH;
116 2          TRANSMIT. DEST$ADDRESS (5) = BEH;
117 2          TRANSMIT. TYPE$FIELD = 0;
118 2          SCB. CMD = CMD$START;

119 2      end TX$CMD;

      /* EXTRA TRANSMIT COMMAND */

120 1      EX$TX$CMD: procedure;
121 2          declare I byte;
122 2          do I = 0 to 9;
123 3              EX$TRANSMIT(I). STAT = 0;
124 3              EX$TRANSMIT(I). CMD = 0A004H;
125 3              EX$TRANSMIT(I). LINK$ADDRESS = OFFFFH;
126 3              EX$TRANSMIT(I). BD$PTR = TBD$OFFSET;
127 3              EX$TRANSMIT(I). DEST$ADDRESS(0) = 00;
128 3              EX$TRANSMIT(I). DEST$ADDRESS(1) = 0AAH;
129 3              EX$TRANSMIT(I). DEST$ADDRESS(2) = 00;
130 3              EX$TRANSMIT(I). DEST$ADDRESS(3) = 00;
131 3              EX$TRANSMIT(I). DEST$ADDRESS(4) = 0AH;
132 3              EX$TRANSMIT(I). DEST$ADDRESS(5) = BEH;
133 3              EX$TRANSMIT(I). TYPE = I;
134 3          end;
135 2          SCB. CMD = CMD$START;
136 2      end EX$TX$CMD;

```

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

/* TIME DOMAIN REFLECTOMETER TEST COMMAND */
137 1      TDR$CMD: procedure;
138 2          TDR. STAT = 0;
139 2          TDR. CMD = 0A005H;
140 2          TDR. LINK$ADDRESS = OFFFFH;
141 2          TDR. TIME = 0;
142 2          SCB. CMD = CMD$START;

143 2      end TDR$CMD;

/* DUMP STATUS COMMAND */
144 1      DUMP$STAT$CMD: procedure.
145 2          DUMP$STAT. STAT = 0,
146 2          DUMP$STAT. CMD = 0A006H;
147 2          DUMP$STAT. LINK$ADDRESS = OFFFFH;
148 2          DUMP$STAT. BUF$PTR = DS$BUFF$OFFSET; /* DUMP STATUS RESULT OFFSET */
149 2          SCB. CMD = CMD$START;
150 2      end DUMP$STAT$CMD;

/* Diagnose Command */
151 1      DIAG$CMD: procedure;
152 2          DIAG. STAT = 0;
153 2          DIAG. CMD = 0A007H;
154 2          DIAG. LINK$ADDRESS = OFFFFH;
155 2          SCB. CMD = CMD$START;

156 2      end DIAG$CMD;

/* Receive Frame Descriptor set up */
157 1      INIT$RFD: procedure;
158 2          declare I      word;
159 2          call setb(0,@RFD(0).STAT,352);
160 2          RFD (0). STAT = 0;
161 2          RFD (0). LINK$ADDRESS = RFD$OFFSET + offset$of(@RFD (1));
162 2          RFD (0). BD$PTR = RBD$OFFSET + offset$of(@RBD(0));

163 2          do I = 1 to 14;
164 3              RFD (I). STAT = 0;
165 3              RFD (I). LINK$ADDRESS = RFD$OFFSET + offset$of(@RFD(I + 1));
166 3              RFD (I). BD$PTR = OFFFFH;
167 3          end;
168 2          RFD (15). STAT = 0;
169 2          RFD (15). LINK$ADDRESS = OFFFFH;
170 2          RFD (15). BD$PTR = OFFFFH;
171 2          RFD (15). EL$S = 8000H;

172 2      end INIT$RFD;

/* Receive Buffer Descriptor set up

-----> | RBD(0) | -----> | RBD(1) | -----> ..... -----> | RBD(15) |
          | EL = 0 |          | EL = 0 |          | EL = 1 |
          | NBD=RB(0)|        | NBD=RB(1)|        | NBD= FFFFH |

*/

173 1      INIT$RBD: procedure;
174 2          declare I      word;
175 2          do I = 0 TO 14;
176 3              RBD(I). ACT$COUNT = 0;
177 3              RBD(I). NEXT$BD$ADD = RBD$OFFSET + offset$of(@RBD(I+1));

```



# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

178 3      RBD(I).SIZE = 80H;
179 3      end;
180 2      RBD(15).ACT%COUNT = 0;
181 2      RBD(15).NEXT%BD%ADD = OFFFFH;
182 2      RBD(15).SIZE = 8080H;
183 2      end INIT%RBD;

/* Receive Buffer set up */

184 1      INIT%RB: procedure;
185 2          declare I          word;
186 2          declare VALUE      byte;
187 2          declare COUNT      word;
188 2          VALUE = 0;
189 2          COUNT = 800H;
190 2          call setb(VALUE,@RX,COUNT); /* Full up receive buffer with 00h */
191 2          do I = 0 TO 15;
192 3              RBD(I).BUFF%BASE = SCB%BASE;
193 3              RBD(I).BUFF%OFFSET = RX%OFFSET + offset%of(@RX(I));
194 3          end;
195 2      end INIT%RB;

/* Transmit Buffer Descriptor setup

1) Setup actual count for Transmit Buffer Descriptor,
and one frame is transmitted by one Transmit
command.

2) Setup next buffer descriptor address for each TBD
in order to link with next TBD.

-----
----> | TBD (0) | ----> | TBD (1) | ----> ..... ----> | TBD (15) |
-----
| EL = 0 | | EL = 0 | | EL = 1 |
-----
| NBD=TB(0)| | NBD=TB(1)| | NBD= FFFFH |
-----
*/

196 1      INIT%TBD: procedure;
197 2          declare I          word;
198 2          do I = 0 TO 14;
199 3              TBD(I).ACT%COUNT = 80H;
200 3              TBD(I).NEXT%BD%ADD = TBD%OFFSET + offset%of(@tbd(i + 1));
201 3          end;
202 2          TBD(15).ACT%COUNT = 8080H;
203 2          TBD(15).NEXT%BD%ADD = OFFFFH;
204 2          end INIT%TBD;

/* Transmit buffer set up

1. Set up TBD
   - each TBD has own transmit buffer
2. Set up byte count of each buffer
   - 80h bytes
3. Set up buffer data

*/

205 1      INIT%TB: procedure;
206 2          declare I          byte,
207 2          J                  byte,
208 2          NEW%VALUE          byte,
209 2          DEST%ADDR          pointer,
210 2          BYT%CNT           byte,
211 2          TXB%PTR           pointer;
212 2          do I = 0 TO 15;
213 3              TBD(I).BUFF%BASE = SCB%BASE;
214 3              TBD(I).BUFF%OFFSET = TX%OFFSET + offset%of(@TX(I));
215 3          end;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

211 2          J = 0;
212 2          do I = 0 TO 15;
213 2          byt$cnt = 80h;
214 2          NEW$VALUE = J;
215 2          DEST$ADDR = @TX(I);
216 2          call setb(NEW$VALUE, DEST$ADDR, BYT$CNT); /* Set up buffer data for
                                                    transmission */

217 3          J = J + 01h;
218 3          end;

219 2          end INIT$TB;

/* System I/O routine */

/* Console input routine --- returns to the AL register an ASCII character
received from the console device. The AX, CX,
and DX registers and the CPU condition codes
are affected by this operation */

220 1          CI: procedure byte external;
221 2          end CI;

/* Console output routine --- transfers a character from the low-order byte
of the word on the top of the stack to the
console device. The AX, CX, and DX registers
and the CPU condition codes are affected by
this operation. */

222 1          CO: procedure (CHARACTER) external;
223 2          declare CHARACTER      byte;
224 2          end CO;

/* Exit routine --- causes a jump to the iAPX B6, B8 monitor command level.
EXIT does not close any files. */

225 1          EXIT: procedure external;
226 2          end EXIT;

/* Carriage Return ---- Parameter : none */

227 1          CR$LF: procedure;
228 2          call CO(ODH);
229 2          call CO(OAH);
230 2          end CR$LF;

/* Out string routine --- transfers string to console device. Null code
(Oh) found in the string, terminates the string
transfer. */

231 1          OUTS: procedure;
232 2          declare CHAR          byte;
233 2          declare I              byte;

234 2          I = 0;
235 2          CHAR = OFFh;
236 2          do while CHAR <> 0;
237 3              CHAR = MSQB$BUF(I);
238 3              call CO (CHAR);
239 3              I = I + 1;
240 3          end;
241 2          end OUTS;

/* Input string routine --- transfers string from console device. The input
code of carriage return (CR, ODH) or line feed (LF,
OAH) causes termination of this routine.
This routine supports rubout and back space also. */

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

242 1      INS: procedure;
243 2      declare CHAR          byte;
244 2      declare I            byte;

245 2      CHAR = 10H;
246 2      do I = 0 to 159;
247 3      C$BUF(I) = CHAR;
248 3      end;

249 2      I = 0;
250 2      CHAR = 10H;
251 2      do while ((CHAR <> CR) and (CHAR <> LF) and (I <> 158));
252 3      CHAR = CI and 7FH;
253 3      if (char = del) or (CHAR = BS)
254 4      then do;
255 5      if I > 0
256 6      then do;
257 7      I = I - 1;
258 8      call CO(BS);
259 8      call CO(SP);
260 8      call CO(BS);
261 5      end;
262 4      else call CO(BEL);
263 4      end;
264 4      else if CHAR >= SP
265 5      then do;
266 6      call CO(CHAR);
267 6      if ((CHAR >= 'a') and (CHAR <= 'z'))
268 7      then C$BUF(I) = CHAR - 20H;
269 7      else C$BUF(I) = CHAR;
270 7      I = I + 1;
271 5      end;
272 4      else if ((CHAR = CR) or (CHAR = LF))
273 5      then do;
274 6      C$BUF(I) = CR;
275 6      C$BUF(I + 1) = LF;
276 6      I = I + 2;
277 5      end;
278 4      else call CO(BEL);
279 4      end;
280 2      end INS;

281 1      IN$YES: procedure byte;
282 2      declare CHAR          byte;
283 2      CHAR = 0;
284 2      do while ((CHAR <> 'Y' or CHAR <> 'y')
285 3      and (CHAR <> 'N' or CHAR <> 'n'));
286 3      CHAR = CI and 7FH;
287 3      call CO(CHAR);
288 3      if (CHAR = 'Y' or CHAR = 'y') then
289 4      return TRUE;
290 3      else if (CHAR = 'N' or CHAR = 'n') then
291 4      return FALSE;
292 3      else do;
293 4      MSG$PTR = @ (ODH, OAH, '** KEY IN Y or N', ODH, OAH, 2AH, 0);
294 4      call OUTS;
295 3      end;
296 2      end IN$YES;

/* Software chip reset

Name:      CHIP$RESET
Input:     None
Output:    None
Function:  This routine performs 82586 chip reset
           by software. It is same as Hardware
           RESET. */

297 1      CHIP$RESET: procedure;
298 2      SCB.CMD = BOH;
299 2      call CA;
300 2      end CHIP$RESET;

```

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

/* System Initialize */
301 1      INIT$SYS: procedure;

302 2      call setb(O,@rx,2000h);
303 2      CMD$TOP$STATUS = FALSE;

/* Pointer Declare */

304 2      SCP$PTR = build$ptr(COMMON$BASE, SCP$OFFSET);
305 2      ISCP$PTR = build$ptr(COMMON$BASE, ISCP$OFFSET);
306 2      SCB$PTR = build$ptr(COMMON$BASE, SCB$OFFSET);
307 2      NOP$PTR = build$ptr(COMMON$BASE, NOP$OFFSET);
308 2      IA$SETUP$PTR = build$ptr(COMMON$BASE, IA$SETUP$OFFSET);
309 2      CONF$PTR = build$ptr(COMMON$BASE, CONF$OFFSET);
310 2      MC$SETUP$PTR = build$ptr(COMMON$BASE, MC$SETUP$OFFSET);
311 2      TRANSMIT$PTR = build$ptr(COMMON$BASE, TRANSMIT$OFFSET);
312 2      TDR$PTR = build$ptr(COMMON$BASE, TDR$OFFSET);
313 2      DUMP$STAT$PTR = build$ptr(COMMON$BASE, DUMP$STAT$OFFSET);
314 2      DIAG$PTR = build$ptr(COMMON$BASE, DIAG$OFFSET);
315 2      RFD$PTR = build$ptr(COMMON$BASE, RFD$OFFSET);
316 2      RBD$PTR = build$ptr(COMMON$BASE, RBD$OFFSET);
317 2      RXB$PTR = build$ptr(COMMON$BASE, RX$OFFSET);
318 2      TDB$PTR = build$ptr(COMMON$BASE, TDD$OFFSET);
319 2      TXB$PTR = build$ptr(COMMON$BASE, TX$OFFSET);
320 2      EX$TRANSMIT$PTR = build$ptr(COMMON$BASE, EX$TRANSMIT$OFFSET);

/* SCP initialization */

321 2      SCP.SYSBUS = 0H;          /* System bus width - 16 bits. */
322 2      SCP.ISCP$BASE = SCB$BASE; /* ISCP start address 24 - bits */
323 2      SCP.ISCP$OFFSET = ISCP$OFFSET;

/* ISCP initialization */

324 2      ISCP.BUSY = 01H;          /* This words set by CPU to 01H,
                                   B2586 clears it. */
325 2      ISCP.SCB$OFFSET = offset$of(SCB$PTR); /* SCB start address offset */
326 2      ISCP.SCB$BASE1 = 0H;      /* Lower word of SCB base address. */
327 2      ISCP.SCB$BASE2 = 06H;    /* MS-byte of SCB base address. */

/* SCB initialization */

328 2      SCB.STAT = 0H;           /* SCB STATUS word, it should be set to 0. */
329 2      SCB.CMD = 0H;           /* SCB Command word */
330 2      SCB.CBL$OFFSET = CONF$OFFSET; /* Command block list offset, the address
                                   of command block list is the summation
                                   of SCB BASE and OFFSET value. */

331 2      SCB.RFD$OFFSET = offset$of(RFD$PTR); /* Receive frame area offset */
332 2      SCB.CRC$ERRS = 0;       /* CRC Error counter */
333 2      SCB.ALN$ERRS = 0;       /* Alignment error counter */
334 2      SCB.RSC$ERRS = 0;       /* No resource error counter (# of frames
                                   were lost by no resource errors) */

335 2      SCB.OVRN$ERRS = 0;      /* DMA OVER-RUN error counter */
336 2      call CA;                /* NOP command execution */
337 2      call CHIP$RESET;        /* Chip reset */
338 2      call ACK;               /* Acknowledge for Chip reset */
339 2      call CONF$CMD;          /* Set configuration command parameter */
340 2      CONF.CMD = 002H;        /* EL = 0, S = 0, I = 0, CMD = CONF */
341 2      CONF.LINK$ADDRESS = IA$SETUP$OFFSET; /* IA setup cmd for next cmd block */
342 2      call IA$SETUP$CMD;      /* IA setup cmd parameter set */
343 2      IA$SETUP.CMD = 0A001H;  /* IA command set */
344 2      NEXT$CMD$OFFSET = 0FFFFH; /* Next command offset for last cmd block */
345 2      call CA;                /* Execute them */
346 2      end INIT$SYS;

/* Message for HELP command */

347 1      COMMAND$MSG: procedure;

348 2      call CR$LF;
349 2      MSG$PTR = @('NOP ----- NOP
                    INDIVIDUAL ADDR SETUP - IA ', ODH, OAH,
                    'CONFIGURATION ----- CONF
                    MULTICAST-ID ----- MC ', ODH, OAH, 0);

350 2      call OUTS;
351 2      MSG$PTR = @('TRANSMI ----- TX
                    TDR ----- IDR ', ODH, OAH,
                    'DUMP STATUS ----- DS
                    DIAGNOSE ----- DIAO ', ODH, OAH, 0);

```

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

352 2      call OUTS;
353 2      end COMMAND$MSG;

354 1      BD$MSG: procedure;
355 2      MSG$PTR = @('RX FRAME DESCRIPTOR --- RFD', ODH, OAH,
                  'RX BUFFER DESCRIPTOR --- RBD
                  RX BUFFER ----- RB', ODH, OAH, 0);
356 2      call OUTS;
357 2      MSG$PTR = @('TX BUFFER DESCRIPTOR --- TBD
                  TX BUFFER ----- TB', ODH, OAH, 0);
358 2      end BD$MSG;

/* Message for illegal input */

359 1      MSG$ILL$CMD: procedure;
360 2      MSG$PTR = @(' <---- ILLEGAL INPUT', ODH, OAH, 0);
361 2      call OUTS;
362 2      end MSG$ILL$CMD;

/* Integer to ASCII code conversion

Name:      INT$TO$ASCII
Input:     INT$BUF      Integer buffer (1 byte);
Output:    ASCII$BUF    ASCII buffer (2 bytes);
Function:   INTEGER TO ASCII conversion */

363 1      INT$TO$ASCII: procedure;
364 2      declare TEMP$CHAR      byte;

365 2      TEMP$CHAR = INT$BUF;
366 2      TEMP$CHAR = TEMP$CHAR and OFH;
367 2      if TEMP$CHAR < 10
368 2      then ASCII$BUF(0) = TEMP$CHAR + 30H;
369 2      else if (10 <= TEMP$CHAR) and (TEMP$CHAR <= OFH)
370 2      then ASCII$BUF(0) = TEMP$CHAR + 37H;

371 2      TEMP$CHAR = shr((INT$BUF and OF0H), 4);
372 2      if TEMP$CHAR < 10
373 2      then ASCII$BUF(1) = TEMP$CHAR + 30H;
374 2      else if (10 <= TEMP$CHAR) and (TEMP$CHAR <= OFH)
375 2      then ASCII$BUF(1) = TEMP$CHAR + 37H;

376 2      end INT$TO$ASCII;

/* ASCII code to integer value conversion

Name:      ASCII$TO$INT
Input:     ASCII$BUF    (2 bytes)
Output:    INT$BUF      (1 byte)
Function:   ASCII to INTEGER conversion */

377 1      ASCII$TO$INT: procedure;
378 2      declare TEMP$CHAR (2)      byte;

379 2      TEMP$CHAR (0) = ASCII$BUF(0);
380 2      if ('0' <= TEMP$CHAR(0)) and (TEMP$CHAR(0) <= '9')
381 2      then TEMP$CHAR(0) = (TEMP$CHAR(0) - 30H);
382 2      else if ('A' <= TEMP$CHAR(0)) and (TEMP$CHAR(0) <= 'F')
383 2      then TEMP$CHAR(0) = TEMP$CHAR(0) - 37H;
384 2      TEMP$CHAR (1) = ASCII$BUF(1);
385 2      if ('0' <= TEMP$CHAR(1)) and (TEMP$CHAR(1) <= '9')
386 2      then TEMP$CHAR(1) = TEMP$CHAR(1) - 30H;
387 2      else if ('A' <= TEMP$CHAR(1)) and (TEMP$CHAR(1) <= 'F')
388 2      then TEMP$CHAR(1) = TEMP$CHAR(1) - 37H;
389 2      INT$BUF = (TEMP$CHAR(0) and OFH) or shl((TEMP$CHAR(1) and OFH), 4);

390 2      end ASCII$TO$INT;

391 1      DEC$TO$HEX: procedure(NUMBER) word;
392 2      declare NUMBER      word;
393 2      declare TEMP$WORD0   word;
394 2      declare TEMP$WORD1   word;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

395 2      TEMP$WORD0 = shr((NUMBER and OF00H),12);
396 2      TEMP$WORD1 = TEMP$WORD0 * 1000;
397 2      TEMP$WORD0 = shr((NUMBER and OF00H),8);
398 2      TEMP$WORD1 = TEMP$WORD1 + (TEMP$WORD0 * 100);
399 2      TEMP$WORD0 = shr((NUMBER and OF0H),4);
400 2      TEMP$WORD1 = TEMP$WORD1 + (TEMP$WORD0 * 10);
401 2      TEMP$WORD0 = NUMBER and OFH;
402 2      TEMP$WORD1 = TEMP$WORD1 + TEMP$WORD0;
403 2      return TEMP$WORD1;
404 2  end DEC$TO$HEX;

405 1      INPUT$WORD: procedure word;

406 2      declare IN$WORD      word;
407 2      declare I              byte;

408 2      call INS;
409 2      I, IN$WORD = 0;
410 2      do while (I < 4 and C$BUF(I) <> CR and C$BUF(I) <> LF);
411 2      ASCII$BUF(0) = C$BUF(I);
412 2      ASCII$BUF(1) = 0;
413 2      call ASCII$TO$INT;
414 2      IN$WORD = shl(IN$WORD,4) or double(INT$BUF);
415 2      I = I + 1;
416 2      end;
417 2      return IN$WORD;
418 2  end INPUT$WORD;

/* Read 1 byte data from Memory

Name:      MEM$BYTE$READ
Input:     CMD$OFFSET
Output:    MSG$BUF (console out)
Function:  Output one byte data stored in memory to
           console */

419 1      MEM$BYTE$READ: procedure (CMD$OFFSET);
420 2      declare
           CMD$DAT based CMD$PTR  byte,
           COUNT          byte,
           CMD$OFFSET     word;

421 2      CMD$PTR = build$ptr(COMMON$BASE,CMD$OFFSET);
422 2      DAT = CMD$DAT;
423 2      INT$BUF = CMD$DAT;
424 2      call INT$TO$ASCII;
425 2      call CO(ASCII$BUF(1));
426 2      call CO(ASCII$BUF(0));

427 2      and MEM$BYTE$READ;

/* Receive buffer data display

Name:      BUFFER$DISP
Input:     C$BUF (console in)
Output:    MSG$BUF (console out)
Function:  Display Receive buffer data to console */

428 1      BUFFER$DISP: procedure;
429 2      declare BYTE$COUNT      byte;
430 2      declare TEMP$CMD$OFFSET  word;
431 2      declare I                  byte;
432 2      declare J                  byte;

433 2      LOOP7:  MSG$PTR = @((ODH, OAH, 'RXB'> KEY IN THE BUFFER DESCRIPTOR NUMBER (0 - F: 128 byte unit
           )',ODH, OAH, ZAH,0);
434 2      call OUTS;
435 2      LOOP8:  call INS;
436 2      call CR$LF;
437 2      ASCII$BUF(0) = C$BUF(0);
438 2      ASCII$BUF(1) = 0;
439 2      call ASCII$TO$INT;
440 2      if INT$BUF <= 15 then do;
441 3      TEMP$CMD$OFFSET = RX$OFFSET + (INT$BUF * 80h);
442 3      do I = 0 to 7;
443 4      INT$BUF = I;
444 4      call INT$TO$ASCII;
445 4      call CO(C$BUF(0));
446 4      call CO(' ');
447 4      end;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

448 4          call CO(ASCII$BUF(0));
449 4          call CO('0');
450 4          call CO(SP);
451 4          do J = 0 to 15;
452 5              call MEM$BYTE$READ(TEMP$CMD$OFFSET);
453 5              call CO(SP);
454 5              TEMP$CMD$OFFSET = TEMP$CMD$OFFSET + 1;
455 5          end;
456 4          call CR$LF;
457 4      end;
458 3      end;
459 2      else do;
460 3          call MSG$ILL$CMD;
461 3          MSG$PTR = @(ODH, OAH, 'RXB> KEY IN 0 --- F(H) !!!', ODH, OAH, 2AH, 0);
462 3          goto LOOP6;
463 3      end;
464 2          MSG$PTR = @(ODH, OAH, 'RXB> MORE RXB ? (Y or N)', ODH, OAH, 2AH, 0);
465 2          call OUTS;
466 2          if IN$YES then goto LOOP7;
468 2      end BUFFER$DISP;

/* DUMP STATUS status display

          Name:          DS$BUFF$DISP
          Input:         C$BUF (console in)
          Output:        MSG$BUF (console out)
          Function:      Display DUMP STATUS contents to Console */

469 1      DS$BUFF$DISP: procedure;
470 2          declare TEMP$CMD$OFFSET          word,
          I                                    byte,
          J                                    byte;

471 2          call CR$LF;
472 2          TEMP$CMD$OFFSET = DS$BUFF$OFFSET;
473 2          do I = 0 to 10;
474 3              INT$BUF = I;
475 3              call INT$TO$ASCII;
476 3              call CO(ASCII$BUF(1));
477 3              call CO(ASCII$BUF(0));
478 3              call CO('0');
479 3              call CO(SP);
480 3          do J = 0 to 15;
481 4              call MEM$BYTE$READ(TEMP$CMD$OFFSET);
482 4              call CO(SP);
483 4              TEMP$CMD$OFFSET = TEMP$CMD$OFFSET + 1;
484 4          end;
485 3          call CR$LF;
486 3      end;
487 2      end DS$BUFF$DISP;

/* Transmit data change

          Name:          TRANSMIT$DATA$CHANGE
          Input:         C$BUF (console in)
          Output:        Transmit buffer
          Function:      Determine the transmit buffer size
                      (128 bytes unit) and data */

488 1      TRANSMIT$DATA$CHANGE: procedure;
489 2          declare I          byte;
490 2          declare BYTE$DATA  byte;
491 2          declare BUFFER$NUMBER  byte;
492 2          declare BUFFER$POINTER pointer;
493 2          declare C$COUNT  word;
494 2          declare TEMP      word;

495 2      LOOP:  MSG$PTR = @(ODH, OAH, 'TXB> DO YOU WANT TO CHANGE THE TRANSMIT DATA ?
          (Y or N)', ODH, OAH, 2AH, 0);
496 2          call OUTS;
497 2          if IN$YES then
498 2              do;
499 3                  MSG$PTR = @(ODH, OAH, 'TXB> DATA CHANGE: KEY IN THE BUFFER NUMBER
          (0 - F: 128 bytes unit)', ODH, OAH, 2AH, 0);
500 3                  call OUTS;
501 3                  INT$BUF = LOW(INPUT$WORD);
502 3                  BUFFER$NUMBER = INT$BUF and OFH;
503 3                  BUFFER$POINTER = @TX(BUFFER$NUMBER);
504 3                  MSG$PTR = @(ODH, OAH, 'TXB> KEY IN THE VALUE (00 - FF)', ODH, OAH, 2AH, 0);
505 3                  call OUTS;
506 3                  INT$BUF = low(INPUT$WORD);
507 3                  call setb(INT$BUF, BUFFER$POINTER, 80H);
508 3                  MSG$PTR = @(ODH, OAH, 'TXB> DATA WAS WRITTEN', ODH, OAH, 0);
509 3                  call OUTS;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

510 3          call CR$LF;
511 3          goto LOOP;
512 3      end;
513 2      else do;
514 3          MSG$PTR = @(ODH, OAH, 'TXB> HOW MANY BYTE(S) DO YOU NEED ?',
                    0);
515 3          call OUTS;
516 3          MSG$PTR = @(ODH, OAH, '        KEY IN THE DECIMAL NUMBER',
                    , ODH, OAH, 2AH, 0);

517 3          call OUTS;
518 3          TEMP = INPUT$WORD;
519 3          C$COUNT = DEC$TO$HEX(TEMP);
520 3          I = 0;
521 3          do while (C$COUNT > 80H and C$COUNT <= 204B);
522 4              C$COUNT = C$COUNT - 80H;
523 4              TBD(I).ACT$COUNT = 80H;
524 4              I = I + 1;
525 4          end;
526 3          if C$COUNT <= 80H
527 3              then TBD(I).ACT$COUNT = 8000H + C$COUNT;
528 3          else if C$COUNT > 204B then
529 3              do;
530 4                  call CR$LF;
531 4                  MSG$PTR = @('TXB> BYTE COUNT IS LIMITED UP TO 204B', ODH,
                    OAH, 0);

532 4                  call OUTS;
533 4              end;
534 3          end;

535 2      end TRANSMIT$DATA$CHANGE;

/* Display command word contents

          Name:      DISP$CONTENTS
          Input:     C$BUF (console in)
          Output:    MSG$BUF (console out)
          Function:  Display the command word contents to console */

536 1      DISP$CONTENTS: procedure;
537 2          declare DISP$OFFSET      word;
538 2          declare BYTE$COUNT      byte;
539 2          declare J                  byte;

540 2          MSG$PTR = @(ODH, OAH, 'CSET> DO YOU WANT TO SEE THE CONTENTS ? (Y or N)', ODH,
                    OAH, 2AH, 0);
541 2          call OUTS;
542 2          DISP$OFFSET = MESSAGE$WORD;

543 2          if IN$YES then
544 2              do;
545 3              J = (MESSAGE$BYTE - 2)/2;
546 3              do BYTE$COUNT = 0 to J;
547 4                  call CR$LF;
548 4                  if MESSAGE$STATUS = TRUE then
549 4                      do;
550 5                          MESSAGE$STATUS = FALSE;
551 5                          MSG$PTR = @('WORD ', 0);
552 5                          call OUTS;
553 5                          INT$BUF = BYTE$COUNT;
554 5                          call INT$TO$ASCII;
555 5                          call CO(ASCII$BUF(0));
556 5                          call CO(SP);
557 5                          call CO('=');
558 5                          call CO(SP);
559 5                          DISP$OFFSET = MESSAGE$WORD + 1;
560 5                          call MEM$BYTE$READ(DISP$OFFSET);
561 5                          DISP$OFFSET = DISP$OFFSET - 1;
562 5                          call MEM$BYTE$READ(DISP$OFFSET);
563 5                          call CO('H');
564 5                      end;
565 4                  else do;
566 5                      MSG$PTR = @('WORD ', 0);
567 5                      call OUTS;
568 5                      INT$BUF = BYTE$COUNT;
569 5                      call INT$TO$ASCII;
570 5                      call CO(ASCII$BUF(0));
571 5                      call CO(SP);
572 5                      call CO('=');
573 5                      call CO(SP);
574 5                      DISP$OFFSET = DISP$OFFSET + 3;
575 5                      call MEM$BYTE$READ(DISP$OFFSET);
576 5                      DISP$OFFSET = DISP$OFFSET - 1;
577 5                      call MEM$BYTE$READ(DISP$OFFSET);
578 5                      call CO('H');
579 5                  end;

```



# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

590 4          end;
591 3          end;
592 2          end DISP%CONTENTS;

/* SCB STATUS, ACK field display

          Name:      SCB$BITMAP$DISPLAY
          Input:     SCB_STAT,SCB_CMD
          Output:    MSG$BUF (console out)
          Function:  Display the SCB STATUS, ACK field
                   to console as binary value */

593 1          SCB$BITMAP$DISPLAY: procedure;
594 2          declare I                byte;

595 2          do I = 0 to 3;
596 3              if rol(MESSAGE$WORD,I + 1) then call CO(31H);
598 3              else call CO(30H);
599 3          end;

590 2          end SCB$BITMAP$DISPLAY;

/* SCB COMMAND/STATUS field display

          Name:      SCB$UNIT$DISPLAY
          Input:     SCB_STAT,SCB_CMD
          Output:    MSG$BUF (console out)
          Function:  Display the CUS,RUS,CUC and RUC field
                   to console as BCD value */

591 1          SCB$UNIT$DISPLAY: procedure;
592 2          declare SHIFT$COUNT    byte;

593 2          if MESSAGE$STATUS = 0 then SHIFT$COUNT = 8;
595 2          else SHIFT$COUNT = 4;
596 2          INT$BUF = low(shr(MESSAGE$WORD,SHIFT$COUNT) and 7);
597 2          call INT$TO$ASCII;
598 2          call CO(ASCII$BUF(1));
599 2          call CO(ASCII$BUF(0));

600 2          end SCB$UNIT$DISPLAY;

/* Word contents display

          Name:      WORD$DISP
          Input:     MESSAGE$WORD
          Output:    MSG$BUF (console out)
          Function:  display the word value */

601 1          WORD$DISP: procedure;
602 2          declare I                byte;

603 2          INT$BUF = high(MESSAGE$WORD);
604 2          call INT$TO$ASCII;
605 2          call CO(ASCII$BUF(1));
606 2          call CO(ASCII$BUF(0));
607 2          INT$BUF = low(MESSAGE$WORD);
608 2          call INT$TO$ASCII;
609 2          call CO(ASCII$BUF(1));
610 2          call CO(ASCII$BUF(0));

611 2          end WORD$DISP;

/*change the link command condition

          Name:      CHANGE
          Input:     C$BUF (console in)
          Output:    Command blocks
          Function:  Change the command linking and command block
                   parameter change */

612 1          CHANGE: procedure;

613 2          declare CHANGE$DATA$BYTE word;
614 2          declare CHANGE$PTR       pointer;
615 2          declare CHANGE$OFFSET   word;
616 2          declare BYTE$COUNT     byte;
617 2          declare J                byte;
618 2          declare TMP$WORD         word;

```

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

619 2      TMP$WORD = MESSAGE$WORD;
620 2      call CR$LF;
621 2      MSG$PTR = @('CSET> DO YOU NEED CHANGE THIS BLOCK ? (Y or N)',ODH,OAH,2AH,0);
622 2      call OUTS;
623 2      if IN$YES then
624 2          do;
625 3              CHANGE$OFFSET = MESSAGE$WORD;
626 3              MESSAGE$STATUS = FALSE;
627 3              do BYTE$COUNT = 0 to (MESSAGE$BYTE - 2) by 2;
628 4                  CHANGE$PTR = build$ptr(COMMON$BASE,CHANGE$OFFSET);
629 4                  call CR$LF;
630 4                  MSG$PTR = @('WORD ',0);
631 4                  call OUTS;
632 4                  INT$BUF = BYTE$COUNT / 2;
633 4                  call INT$TO$ASCII;
634 4                  call CO(ASCII$BUF(0));
635 4                  call CO(SP);
636 4                  call CO('=');
637 4                  call CO(SP);
638 4                  call movw(CHANGE$PTR,@MESSAGE$WORD,1);
639 4                  call WORD$DISP;
640 4                  MSG$PTR = @('20H, '<--- DO YOU NEED CHANGE THIS WORD?
(Y or N)',ODH,OAH,2AH,0);

641 4                  call OUTS;
642 4                  if IN$YES then
643 4                      do;
644 5                          MSG$PTR = @('ODH,OAH, 'CSET> WHAT IS THE VALUE ? (FOUR DIGIT)',
ODH,OAH,2AH,0);
645 5                          call OUTS;
646 5                          CHANGE$DATA$BYTE = INPUT$WORD;
647 5                          call setw(CHANGE$DATA$BYTE,CHANGE$PTR,1);
648 5                          end;
649 4                          CHANGE$OFFSET = CHANGE$OFFSET + 2;
650 4                      end;
651 3                  end;
652 2              MESSAGE$WORD = TMP$WORD;
653 2          end CHANGE;

/* Command set

Name:          LINK$ADDRESS$SET
Input:         CURRENT$CMD$OFFSET, NEXT$CMD$OFFSET
Output:        CURRENT$CMD$OFFSET, NEXT$CMD$OFFSET
Function:      Set the command link (Max. 2 commands)
               this routine sets the following parameter;
               a: link address set
               b: EL bit of previous command is reset
               c: EL bit of next command is set */

654 1      LINK$ADDRESS$SET: procedure;
655 2          declare TEMP$PTR          pointer;
656 2          declare TEMP$WORD based TEMP$PTR word;
657 2          declare TEMP$OFFSET      word;

658 2          if CMD$TOP$STATUS = FALSE then do;
659 3              CMD$TOP$OFFSET = NEXT$CMD$OFFSET;
660 3              CMD$TOP$STATUS = TRUE;
661 3          end;
662 3          else do;
663 2              /* link address set */

664 3              TEMP$OFFSET = CURRENT$CMD$OFFSET + 4;
665 3              TEMP$PTR = build$ptr(COMMON$BASE, TEMP$OFFSET);
666 3              TEMP$WORD = NEXT$CMD$OFFSET;

667 3              /* current$command EL-bit clear */

667 3              TEMP$OFFSET = CURRENT$CMD$OFFSET + 2;
668 3              TEMP$PTR = build$ptr(COMMON$BASE, TEMP$OFFSET);
669 3              TEMP$WORD = TEMP$WORD and 7fffh;

670 3              /* next command EL-bit set */

670 3              TEMP$OFFSET = MESSAGE$WORD + 2;
671 3              TEMP$PTR = build$ptr(COMMON$BASE, TEMP$OFFSET);
672 3              TEMP$WORD = TEMP$WORD or 8000h;
673 3          end;
674 2          end LINK$ADDRESS$SET;

```

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

/* Transmit Command Link */
675 1      TRANSMIT$COMMAND$LINK: procedure;
676 2          declare I                      word;
677 2          CURRENT$CMD$OFFSET = NEXT$CMD$OFFSET;
678 2          NEXT$CMD$OFFSET = MESSAGE$WORD;
679 2          call LINK$ADDRESS$SET;
680 2          call CHANGE;
681 2          MESSAGE$STATUS = TRUE;
682 2          call DISP$CONTENTS;
683 2          I = 0;
684 2      LOOP6: if I <= 9 then do;
686 3          MSG$PTR = @(ODH, OAH, 'CSET> MORE TRANSMIT COMMAND ? (Y or N)';
                   ODH, OAH, 2AH, 0);
687 3          call OUTS;
688 3          if IN$YES then do;
690 4              MESSAGE$WORD = OF500H + 16 * I;
691 4              CURRENT$CMD$OFFSET = NEXT$CMD$OFFSET;
692 4              NEXT$CMD$OFFSET = MESSAGE$WORD;
693 4              call LINK$ADDRESS$SET;
694 4              call CHANGE;
695 4              MESSAGE$STATUS = TRUE;
696 4              call DISP$CONTENTS;
697 4              I = I + 1;
698 4              goto LOOP6;
699 4          end;
700 3          else do;
701 4              call CR$LF;
702 4              INT$BUF = I + 1;
703 4              call INT$TO$ASCII;
704 4              call CO(ASCII$BUF(0));
705 4              MSG$PTR = @(' TRANSMIT COMMAND WERE SET', ODH, OAH, 0);
706 4              call OUTS;
707 4          end;
708 3          end;
709 2          else do;
710 3              EX$TRANSMIT(9).CMD = 0A004H;
711 3              EX$TRANSMIT(9).LINK$ADDRESS = OFFFFH;
712 3              EX$TRANSMIT(9).BD$PTR = 0F100H;
713 3              MSG$PTR = @(ODH, OAH
                           , 'TRANSMIT COMMAND LINKS ARE LIMITED UP TO 10 !!!'
                           , ODH, OAH, 0);
714 3              call OUTS;
715 3          end;
716 2      end TRANSMIT$COMMAND$LINK;

/* Command link check
Name:      COMMAND$LINK$CHECK
Input:     MESSAGE$WORD
Output:    LINK$ADDR
Function:   Check the command link and pass the command
            link condition to command set routine */

717 1      COMMAND$LINK$CHECK: procedure;
718 2          declare TEMP$CMD$OFFSET      word,
            TEMP$CMD$WORD                 word;
719 2          TEMP$CMD$WORD = MESSAGE$WORD;
720 2          if NEXT$CMD$OFFSET = MESSAGE$WORD then
721 2          do;
722 3              MSG$PTR = @(ODH, OAH, 'CSET> DO YOU WANT TO EXECUTE THE SAME COMMAND ? (Y or N)';
                           ODH, OAH, 2AH, 0);
723 3              call OUTS;
724 3              if IN$YES then
725 3              do;
726 4                  call LINK$ADDRESS$SET;
727 4                  CURRENT$CMD$OFFSET = NEXT$CMD$OFFSET;
728 4                  NEXT$CMD$OFFSET = MESSAGE$WORD;
729 4              end;
730 3              else do;
731 4                  MSG$PTR = @(ODH, OAH, 'CSET> COMMAND LINK INPUT WAS CANCELLED';
                               ODH, OAH, 0);
732 4                  call OUTS;
733 4              end;
734 3          end;
735 2          else do;
736 3              CURRENT$CMD$OFFSET = NEXT$CMD$OFFSET;
737 3              NEXT$CMD$OFFSET = MESSAGE$WORD;
738 3              call LINK$ADDRESS$SET;
739 3          end;
740 2      MESSAGE$WORD = TEMP$CMD$WORD;

```

## LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

741 2      end COMMAND$LINK$CHECK;

742 1      MORE$COMMAND: procedure;

743 2          MSG$PTR = @(ODH, OAH, 'CSET> DO YOU WANT MORE COMMAND ?
744 2              (Y or N)', ODH, OAH, 2AH, 0);
745 2      call OUTS;
end MORE$COMMAND;

/* Command set

Name:          COMMAND$SET
Input:         C$BUF (console in)
Output:        MSG$WORD, MSG$BYTE and MSG$STATUS
Function:      Interpret the Command set input from
               console and pass to command parameter set
               routine */

746 1      COMMAND$SET: procedure;

747 2          declare BYTE$COUNT      byte;
748 2          declare J                  byte;
749 2      LOOP1: MSG$PTR = @(ODH, OAH, 'CSET> WHAT IS THE COMMAND?', ODH, OAH, 'KEY IN H FOR HELP',
750 2              ODH, OAH, 2AH, 0);
751 2      call OUTS;
752 2      call INS;
753 2      if (cmpb (@C$BUF(0), @('NOP', ODH), 4) = TRUEW)
754 3          then do;
755 3              MESSAGE$STATUS = TRUE;
756 3              MESSAGE$WORD = NOP$OFFSET;
757 3              MESSAGE$BYTE = 6;
758 3              call NOP$CMD;
759 3              call COMMAND$LINK$CHECK;
760 3              call DISP$CONTENTS;
761 3              call MORE$COMMAND;
762 3              if IN$YES then goto LOOP1;
763 3          end;

764 2      else do;
765 2          if (cmpb (@C$BUF(0), @('IA', ODH), 3) = TRUEW)
766 3              then do;
767 3                  MESSAGE$STATUS = TRUE;
768 3                  MESSAGE$WORD = IA$SETUP$OFFSET;
769 3                  MESSAGE$BYTE = 12;
770 3                  call IA$SETUP$CMD;
771 3                  call COMMAND$LINK$CHECK;
772 3                  call CHANGE;
773 3                  MESSAGE$STATUS = TRUE;
774 3                  call DISP$CONTENTS;
775 3                  call MORE$COMMAND;
776 3                  if IN$YES then goto LOOP1;
777 3              end;

778 2      else do;
779 2          if (cmpb (@C$BUF(0), @('CONF', ODH), 5) = TRUEW)
780 3              then do;
781 3                  MESSAGE$STATUS = TRUE;
782 3                  MESSAGE$WORD = CONF$OFFSET;
783 3                  MESSAGE$BYTE = 18;
784 3                  call CONF$CMD;
785 3                  call COMMAND$LINK$CHECK;
786 3                  call CHANGE;
787 3                  MESSAGE$STATUS = TRUE;
788 3                  call DISP$CONTENTS;
789 3                  call MORE$COMMAND;
790 3                  if IN$YES then goto LOOP1;
791 3              end;

792 2      else do;
793 2          if (cmpb (@C$BUF(0), @('MC', ODH), 3) = TRUEW)
794 3              then do;
795 3                  MESSAGE$STATUS = TRUE;
796 3                  MESSAGE$WORD = MC$SETUP$OFFSET;
797 3                  MESSAGE$BYTE = 14;
798 3                  call MC$SETUP$CMD;
799 3                  call COMMAND$LINK$CHECK;
800 3                  call CHANGE;
801 3                  MESSAGE$STATUS = TRUE;
802 3                  call DISP$CONTENTS;
803 3                  call MORE$COMMAND;
804 3                  if IN$YES then goto LOOP1;
805 3              end;
806 2      end;
807 2      end;
808 2      end;

```

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

809 5      else do;
810 6          if (cmpb (@C$BUF(0), @('TX',ODH), 3) = TRUEW)
811 6              then do;
812 7                  MESSAGE$STATUS = TRUE;
813 7                  MESSAGE$WORD = TRANSMIT$OFFSET;
814 7                  MESSAGE$BYTE = 16;
815 7                  call TX$CMD;
816 7                  call EX$TX$CMD;
817 7                  call TRANSMIT$COMMAND$LINK;
818 7                  call MORE$COMMAND;
819 7                  if IN$YES then goto LOOP1;
821 7      end;

822 6      else do;
823 7          if (cmpb (@C$BUF(0), @('TDR',ODH), 4) = TRUEW)
824 7              then do;
825 8                  MESSAGE$STATUS = TRUE;
826 8                  MESSAGE$WORD = TDR$OFFSET;
827 8                  MESSAGE$BYTE = 8;
828 8                  call TDR$CMD;
829 8                  call COMMAND$LINK$CHECK;
830 8                  call CHANGE;
831 8                  MESSAGE$STATUS = TRUE;
832 8                  call DISP$CONTENTS;
833 8                  call MORE$COMMAND;
834 8                  if IN$YES then goto LOOP1;
836 8      end;

837 7      else do;
838 8          if (cmpb (@C$BUF(0), @('DS',ODH), 3) = TRUEW)
839 8              then do;
840 9                  MESSAGE$STATUS = TRUE;
841 9                  MESSAGE$WORD = DUMP$STAT$OFFSET;
842 9                  MESSAGE$BYTE = 8;
843 9                  call DUMP$STAT$CMD;
844 9                  call COMMAND$LINK$CHECK;
845 9                  call CHANGE;
846 9                  MESSAGE$STATUS = TRUE;
847 9                  call DISP$CONTENTS;
848 9                  call MORE$COMMAND;
849 9                  if IN$YES then goto LOOP1;
851 9      end;

852 8      else do;
853 9          if (cmpb (@C$BUF(0), @('DIAG',ODH), 5) = TRUEW)
854 9              then do;
855 10                 MESSAGE$STATUS = TRUE;
856 10                 MESSAGE$WORD = DIAG$OFFSET;
857 10                 MESSAGE$BYTE = 6;
858 10                 call DIAG$CMD;
859 10                 call COMMAND$LINK$CHECK;
860 10                 call CHANGE;
861 10                 MESSAGE$STATUS = TRUE;
862 10                 call DISP$CONTENTS;
863 10                 call MORE$COMMAND;
864 10                 if IN$YES then goto LOOP1;
866 10      end;

867 9      else do;
868 10         if (cmpb (@C$BUF(0), @('H',ODH), 2) = TRUEW)
869 10             then do;
870 11                 call COMMAND$MSG;
871 11                 call CR$LF;
872 11                 goto LOOP1;
873 11             end;
874 10      else do;
875 11         if (cmpb (@C$BUF(0), @('EXIT',ODH), 5) = TRUEW)
876 11             then call EXIT;
877 11         else call MSG$ILL$CMD;
878 11             end;
879 10         end;
880 9         end;
881 8         end;
882 7         end;
883 6         end;
884 5         end;
885 4         end;
886 3         end;
887 2     end COMMAND$SET;

```

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

/* SCP,ISCP contents display */
888 1      CP*DISPLAY: procedure;
889 2          MSG*PTR = @(' *** SCP ***',ODH,OAH,O);
890 2          call OUTS;
/* SCP */
891 2      MESSAGE*WORD = SCP.SYSBUS;
892 2      call WORD*DISP;
893 2      MSG*PTR = @(' SCP SYSBUS',ODH,OAH,O);
894 2      call OUTS;
895 2      MESSAGE*WORD = SCP.ISCP*OFFSET;
896 2      call WORD*DISP;
897 2      MSG*PTR = @(' ISCP OFFSET',ODH,OAH,O);
898 2      call OUTS;
899 2      MESSAGE*WORD = SCP.ISCP*BASE;
900 2      call WORD*DISP;
901 2      MSG*PTR = @(' ISCP BASE',ODH,OAH,O);
902 2      call OUTS;
/* ISCP */
903 2      MSG*PTR = @(' *** ISCP ***',ODH,OAH,O);
904 2      call OUTS;
905 2      MESSAGE*WORD = ISCP.BUSY;
906 2      call WORD*DISP;
907 2      MSG*PTR = @(' ISCP BUSY',ODH,OAH,O);
908 2      call OUTS;
909 2      MESSAGE*WORD = ISCP.SCB*OFFSET;
910 2      call WORD*DISP;
911 2      MSG*PTR = @(' SCB OFFSET',ODH,OAH,O);
912 2      call OUTS;
913 2      MESSAGE*WORD = ISCP.SCB*BASE1;
914 2      call WORD*DISP;
915 2      MSG*PTR = @(' SCB BASE L',ODH,OAH,O);
916 2      call OUTS;
917 2      MESSAGE*WORD = ISCP.SCB*BASE2;
918 2      call WORD*DISP;
919 2      MSG*PTR = @(' SCB BASE H',ODH,OAH,O);
920 2      call OUTS;
921 2      end CP*DISPLAY;

/* All of SCB information display
Name:      SCB*STATUS*DISPLAY
Input:     SCB
Output:    MSG*BUF (console out)
Function:  Pass contents of SCB information to
           SCB contents display routine */
922 1      SCB*STATUS*DISPLAY: procedure;
923 2      MSG*PTR = @(' *** SCB ***',ODH,OAH,O);
924 2      call OUTS;
925 2      MESSAGE*WORD = SCB.STAT;
926 2      call SCB*BITMAP*DISPLAY;
927 2      MSG*PTR = @('B STATUS',ODH,OAH,O);
928 2      call OUTS;
929 2      MESSAGE*WORD = SCB.CMD;
930 2      call SCB*BITMAP*DISPLAY;
931 2      MSG*PTR = @('B ACK',ODH,OAH,O);
932 2      call OUTS;
933 2      MESSAGE*WORD = SCB.STAT;
934 2      MESSAGE*STATUS = 0;
935 2      call SCB*UNIT*DISPLAY;
936 2      MSG*PTR = @('H CUS',ODH,OAH,O);
937 2      call OUTS;
938 2      MESSAGE*WORD = SCB.STAT;
939 2      MESSAGE*STATUS = 1;
940 2      call SCB*UNIT*DISPLAY;
941 2      MSG*PTR = @('H RUS',ODH,OAH,O);
942 2      call OUTS;
943 2      MESSAGE*WORD = SCB.CMD;
944 2      MESSAGE*STATUS = 0;
945 2      call SCB*UNIT*DISPLAY;
946 2      MSG*PTR = @('H CUC',ODH,OAH,O);
947 2      call OUTS;
948 2      MESSAGE*WORD = SCB.CMD;
949 2      MESSAGE*STATUS = 1;
950 2      call SCB*UNIT*DISPLAY;
951 2      MSG*PTR = @('H RUC',ODH,OAH,O);
952 2      call OUTS;
953 2      MESSAGE*WORD = SCB.CBL*OFFSET;
954 2      call WORD*DISP;
955 2      MSG*PTR = @('H CBL OFFSET',ODH,OAH,O);
956 2      call OUTS;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

957      MESSAGE#WORD = SCB.RFD#OFFSET;
958      call WORD#DISP;
959      MSG#PTR = @('H RFD OFFSET',ODH,OAH,O);
960      call OUTS;
961      MESSAGE#WORD = SCB.CRC#ERRS;
962      call WORD#DISP;
963      MSG#PTR = @('H CRC ERRORS',ODH,OAH,O);
964      call OUTS;
965      MESSAGE#WORD = SCB.ALN#ERRS;
966      call WORD#DISP;
967      MSG#PTR = @('H ALIGNMENT ERRORS',ODH,OAH,O);
968      call OUTS;
969      MESSAGE#WORD = SCB.RSC#ERRS;
970      call WORD#DISP;
971      MSG#PTR = @('H NO RESORCE ERRORS',ODH,OAH,O);
972      call OUTS;
973      MESSAGE#WORD = SCB.OVRN#ERRS;
974      call WORD#DISP;
975      MSG#PTR = @('H OVERRUN ERRORS',O);
976      call OUTS;
977      end SCB#STATUS#DISPLAY;

/* Action commands status display

Name:      ACTION#CMD#STATUS#DISPLAY
Input:     Action commands status word
Output:    MESSAGE#WORD
Function:   Pass the action command status display
           parameter to WORD#DISPLAY routine.
           This command performs all the action command
           status display at once. */

978  1      ACTION#CMD#STATUS#DISPLAY: procedure;
979  2      declare I byte;

980  2      call CR#LF;
981  2      MSG#PTR = @('NDP ----- ',O);
982  2      call OUTS;
983  2      MESSAGE#WORD = NOP.STAT;
984  2      call WORD#DISP;
985  2      call CO('H');
986  2      call CR#LF;
987  2      MSG#PTR = @('IA SETUP ----- ',O);
988  2      call OUTS;
989  2      MESSAGE#WORD = IA#SETUP.STAT;
990  2      call WORD#DISP;
991  2      call CO('H');
992  2      call CR#LF;
993  2      MSG#PTR = @('CONFIGURATION -- ',O);
994  2      call OUTS;
995  2      MESSAGE#WORD = CONF.STAT;
996  2      call WORD#DISP;
997  2      call CO('H');
998  2      call CR#LF;
999  2      MSG#PTR = @('MC SETUP ----- ',O);
1000 2      call OUTS;
1001 2      MESSAGE#WORD = MC#SETUP.STAT;
1002 2      call WORD#DISP;
1003 2      call CO('H');
1004 2      call CR#LF;
1005 2      MSG#PTR = @('TRANSMIT ----- ',O);
1006 2      call OUTS;
1007 2      MESSAGE#WORD = TRANSMIT.STAT;
1008 2      call WORD#DISP;
1009 2      call CO('H');
1010 2      call CR#LF;
1011 2      MSG#PTR = @('TDR ----- ',O);
1012 2      call OUTS;
1013 2      MESSAGE#WORD = TDR.STAT;
1014 2      call WORD#DISP;
1015 2      call CO('H');
1016 2      call CR#LF;
1017 2      MSG#PTR = @('DUMP STATUS ---- ',O);
1018 2      call OUTS;
1019 2      MESSAGE#WORD = DUMP#STAT.STAT;
1020 2      call WORD#DISP;
1021 2      call CO('H');
1022 2      call CR#LF;
1023 2      MSG#PTR = @('DIAGNOSE ----- ',O);
1024 2      call OUTS;
1025 2      MESSAGE#WORD = DIAQ.STAT;
1026 2      call WORD#DISP;
1027 2      call CO('H');
1028 2      call CR#LF;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

1029 2      MSG$PTR = @('EXTRA TRANSMIT STATUS', ODH, OAH, ODH, OAH, 0);
1030 2      call OUTS;
1031 2      do I = 0 to 9;
1032 3          MESSAGE$WORD = EX$TRANSMIT(I).STAT;
1033 3          call WORD$DISP;
1034 3          call CO('H');
1035 3          call CO(SP);
1036 3      end;
1037 2      call CR$LF;
1038 2      end ACTION$CMD$STATUS$DISPLAY;

/* Time Domain Reflect-meter result display
Name:      TDR$RESULT
Input:     TDR.TIME
Output:    MESSAGE$WORD
Function:  Pass the TDR command execution result to
           WORD$DISP routine.
           This routine performs TDR result display */
1039 1      TDR$RESULT: procedure;
1040 2          MESSAGE$WORD = TDR.TIME;
1041 2          MSG$PTR = @(ODH, OAH, 'TDR RESULT = ', 0);
1042 2          call OUTS;
1043 2          call WORD$DISP;
1044 2          call CR$LF;
1045 2          end TDR$RESULT;

/* Buffer status display
Name:      BD$STATUS$DISPLAY
Input:     All of buffer descriptors status and
           actual count field.
Output:    MESSAGE$WORD
Function:  Pass the parameters of all of buffer descriptors
           status and actual count to WORD$DISP routine. */
1046 1      BD$STATUS$DISPLAY: procedure;
1047 2          declare I          byte;
1048 2          MSG$PTR = @(ODH, OAH, '** RFD STATUS', ODH, OAH, 0);
1049 2          call OUTS;
1050 2          do I = 0 to 15;
1051 3              MESSAGE$WORD = RFD(I).STAT;
1052 3              call WORD$DISP;
1053 3              call CO(SP);
1054 3          end;
1055 2          MSG$PTR = @('** RFD EL AND S', ODH, OAH, 0);
1056 2          call OUTS;
1057 2          do I = 0 to 15;
1058 3              MESSAGE$WORD = RFD(I).EL$S;
1059 3              call WORD$DISP;
1060 3              call CO(SP);
1061 3          end;
1062 2          MSG$PTR = @('** RFD LINK ADDRESS', ODH, OAH, 0);
1063 2          call OUTS;
1064 2          do I = 0 to 15;
1065 3              MESSAGE$WORD = RFD(I).LINK$ADDRESS;
1066 3              call WORD$DISP;
1067 3              call CO(SP);
1068 3          end;
1069 2          MSG$PTR = @('** RFD BUFFER DESCRIPTOR POINTER', ODH, OAH, 0);
1070 2          call OUTS;
1071 2          do I = 0 to 15;
1072 3              MESSAGE$WORD = RFD(I).BD$PTR;
1073 3              call WORD$DISP;
1074 3              call CO(SP);
1075 3          end;
1076 2          MSG$PTR = @('** RFD DESTINATION ADDRESS', ODH, OAH, 0);
1077 2          call OUTS;
1078 2          do I = 0 to 15;
1079 3              MESSAGE$WORD = (shl(double(RFD(I).DEST$ADDRESS(1)), 8) +
                                double(RFD(I).DEST$ADDRESS(0)));
1080 3              call WORD$DISP;
1081 3              call CO(SP);
1082 3          end;

```



# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

1083 2      do I = 0 to 15;
1084 3          MESSAGE$WORD = (shl(double (RFD(I).DEST$ADDRESS(3)),8) +
                                double(RFD(I).DEST$ADDRESS(2)));
1085 3          call WORD$DISP;
1036 3          call CO(SP);
1087 3      end;
1088 2      do I = 0 TO 15;
1089 3          MESSAGE$WORD = (shl(double (RFD(I).DEST$ADDRESS(5)),8) +
                                double(RFD(I).DEST$ADDRESS(4)));
1090 3          call WORD$DISP;
1091 3          call CO(SP);
1092 3      end;

1093 2      MSG$PTR = @('** RFD SOURCE ADDRESS',ODH,OAH,0);
1094 2      call OUTS;
1095 2      do I = 0 to 15;
1096 3          MESSAGE$WORD = (shl(double (RFD(I).SOURCE$ADDRESS(1)),8) +
                                double(RFD(I).SOURCE$ADDRESS(0)));
1097 3          call WORD$DISP;
1098 3          call CO(SP);
1099 3      end;
1100 2      do I = 0 to 15;
1101 3          MESSAGE$WORD = (shl(double (RFD(I).SOURCE$ADDRESS(3)),8) +
                                double(RFD(I).SOURCE$ADDRESS(2)));
1102 3          call WORD$DISP;
1103 3          call CO(SP);
1104 3      end;
1105 2      do I = 0 to 15;
1106 3          MESSAGE$WORD = (shl(double (RFD(I).SOURCE$ADDRESS(5)),8) +
                                double(RFD(I).SOURCE$ADDRESS(4)));
1107 3          call WORD$DISP;
1108 3          call CO(SP);
1109 3      end;

1110 2      MSG$PTR = @('** RFD TYPE FIELD',ODH,OAH,0);
1111 2      call OUTS;
1112 2      do I = 0 to 15;
1113 3          MESSAGE$WORD = RFD(I).TYPE$FIELD;
1114 3          call WORD$DISP;
1115 3          call CO(SP);
1116 3      end;

1117 2      MSG$PTR = @(ODH,OAH,' TYPE <CR> TO CONTINUE',0);
1118 2      call OUTS;
1119 2      call INS;
1120 2      MSG$PTR = @(ODH,OAH,'** RBD ACTUAL COUNT',ODH,OAH,0);
1121 2      call OUTS;
1122 2      do I = 0 to 15;
1123 3          MESSAGE$WORD = RBD(I).ACT$COUNT;
1124 3          call WORD$DISP;
1125 3          call CO(SP);
1126 3      end;

1127 2      MSG$PTR = @('** RBD NEXT BD ADDRESS',ODH,OAH,0);
1128 2      call OUTS;
1129 2      do I = 0 to 15;
1130 3          MESSAGE$WORD = RBD(I).NEXT$BD$ADD;
1131 3          call WORD$DISP;
1132 3          call CO(SP);
1133 3      end;

1134 2      MSG$PTR = @('** RBD BUFFER OFFSET, BASE',ODH,OAH,0);
1135 2      call OUTS;
1136 2      do I = 0 to 15;
1137 3          MESSAGE$WORD = RBD(I).BUFF$OFFSET;
1138 3          call WORD$DISP;
1139 3          call CO(SP);
1140 3      end;

1141 2      do I = 0 to 15;
1142 3          MESSAGE$WORD = RBD(I).BUFF$BASE;
1143 3          call WORD$DISP;
1144 3          call CO(SP);
1145 3      end;

1146 2      MSG$PTR = @('** RBD BUFFER SIZE',ODH,OAH,0);
1147 2      call OUTS;
1148 2      do I = 0 to 15;
1149 3          MESSAGE$WORD = RBD(I).SIZE;
1150 3          call WORD$DISP;
1151 3          call CO(SP);
1152 3      end;

1153 2      MSG$PTR = @('** TBD ACTUAL COUNT',ODH,OAH,0);
1154 2      call OUTS;
1155 2      do I = 0 to 15;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

1156 3      MESSAGE$WORD = TBD(I).ACT$COUNT;
1157 3      call WORD$DISP;
1158 3      call CO(SP);
1159 3      end;

1160 2      MSG$PTR = @('** TBD NEXT BD ADDRESS',ODH,OAH,0);
1161 2      call OUTS;
1162 2      do I = 0 to 15;
1163 3          MESSAGE$WORD = TBD(I).NEXT$BD$ADD;
1164 3          call WORD$DISP;
1165 3          call CO(SP);
1166 3      end;

1167 2      MSG$PTR = @('** TBD BUFFER OFFSET,BASE',ODH,OAH,0);
1168 2      call OUTS;
1169 2      do I = 0 to 15;
1170 3          MESSAGE$WORD = TBD(I).BUFF$OFFSET;
1171 3          call WORD$DISP;
1172 3          call CO(SP);
1173 3      end;
1174 2      do I = 0 to 15;
1175 3          MESSAGE$WORD = TBD(I).BUFF$BASE;
1176 3          call WORD$DISP;
1177 3          call CO(SP);
1178 3      end;

1179 2      end BD$STATUS$DISPLAY;

1180 1      IN$STAT: procedure byte;
1181 2      declare CHAR          byte;
1182 2      do while ((CHAR <> 'A' or CHAR <> 'a') or
                (CHAR <> 'B' or CHAR <> 'b') or
                (CHAR <> 'S' or CHAR <> 's'));
1183 3      CHAR = CI and 7FH;
1184 3      call CO(CHAR);
1185 3      if CHAR = 'A' or CHAR = 'a'
1186 3          then return 'A';
1187 3      else if CHAR = 'B' or CHAR = 'b'
1188 3          then return 'B';
1189 3      else if CHAR = 'S' or CHAR = 's'
1190 3          then return 'S';
1191 3      else do;
1192 4          MSG$PTR = @(ODH,OAH,'STAT> KEY IN S, A, or B',ODH,OAH,2AH,0);
1193 4          call OUTS;
1194 4          end;
1195 3      end;
1196 2      end IN$STAT;

/* Status display
Name:          STATUS$DISPLAY
Input:         C$BUF (console in)
Output:        None
Function:      Interpret the key input command what status
                should be displayed */

1197 1      STATUS$DISPLAY: procedure;
1198 2      declare I          byte;

1199 2      MSG$PTR = @(ODH,OAH,'STAT> KEY IN COMMAND THAT YOU WANT TO SEE IN THE STATUS',
                ODH,OAH,0);
1200 2      call OUTS;
1201 2      MSG$PTR = @('S FOR SCB, A FOR ACTION COMMANDS, B FOR BUFFER DESCRIPTORS',
                ODH,OAH,2AH,0);
1202 2      call OUTS;
1203 2      MESSAGE$BYTE = IN$STAT;
1204 2      if MESSAGE$BYTE = 'A' then call ACTION$CMD$STATUS$DISPLAY;
1206 2      else if MESSAGE$BYTE = 'B' then call BD$STATUS$DISPLAY;
1208 2      else if MESSAGE$BYTE = 'S' then do;
1210 3          call CP$DISPLAY;
1211 3          call SCB$STATUS$DISPLAY;
1212 3      end;

1213 2      end STATUS$DISPLAY;

/* Initialize individual block
Name:          INIT$COMMAND
Input:         C$BUF (console in)
Output:        None

```

## LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

                                Function:      Interpret the key in command to determine
                                                what should be initialized individually.
                                                This routine is able to initialize
                                                the command block, buffer descriptors and
                                                buffers.
                                                #/

1214  1      INIT$COMMAND: procedure;
1215  2      LOOP3:  MSG$PTR = @(ODH, OAH, 'INIT> KEY IN YOUR COMMAND (H FOR HELP)',
                                ODH, OAH, 2AH, 0);
1216  2          call OUTS;
1217  2          call INS;
1218  2          if (cmpb(@C$BUF(0), @('NOP', ODH), 4) = TRUEW) then call NOP$CMD;
1220  2          else if (cmpb(@C$BUF(0), @('IA', ODH), 3) = TRUEW) then call IA$SETUP$CMD;
1222  2          else if (cmpb(@C$BUF(0), @('CONF', ODH), 5) = TRUEW) then call CONF$CMD;
1224  2          else if (cmpb(@C$BUF(0), @('MC', ODH), 3) = TRUEW) then call MC$SETUP$CMD;
1226  2          else if (cmpb(@C$BUF(0), @('TX', ODH), 3) = TRUEW) then call TX$CMD;
1228  2          else if (cmpb(@C$BUF(0), @('TDR', ODH), 4) = TRUEW) then call TDR$CMD;
1230  2          else if (cmpb(@C$BUF(0), @('DS', ODH), 3) = TRUEW) then call DUMP$STAT$CMD;
1232  2          else if (cmpb(@C$BUF(0), @('DIAG', ODH), 5) = TRUEW) then call DIAC$CMD;
1234  2          else if (cmpb(@C$BUF(0), @('RFD', ODH), 4) = TRUEW) then call INIT$RFD;
1236  2          else if (cmpb(@C$BUF(0), @('RBD', ODH), 4) = TRUEW) then call INIT$RBD;
1238  2          else if (cmpb(@C$BUF(0), @('RB', ODH), 3) = TRUEW) then call INIT$RB;
1240  2          else if (cmpb(@C$BUF(0), @('TBD', ODH), 4) = TRUEW) then call INIT$TBD;
1242  2          else if (cmpb(@C$BUF(0), @('H', ODH), 1) = TRUEW) then
1243  3              do: call COMMAND$MSG;
1245  3                  call BD$MSG;
1246  3                  call CR$LF;
1247  3                  goto LOOP3;
1248  3              end;
1249  2          else call MSG$ILL$CMD;

1250  2      end INIT$COMMAND;

1251  1      IN$CR: procedure byte;
1252  2          declare CHAR                                byte;
1253  2          CHAR = 0;
1254  2          do while ((CHAR <> 'C') or (CHAR <> 'c') or
                                (CHAR <> 'R') or (CHAR <> 'r') or
                                (CHAR <> 'B') or (CHAR <> 'b'));
1255  3              CHAR = CI and 7FH;
1256  3              call CO(CHAR);
1257  3              if CHAR = 'C' or CHAR = 'c'
1258  3                  then return 'C';
1259  3              else if CHAR = 'R' or CHAR = 'r'
1260  3                  then return 'R';
1261  3              else if CHAR = 'B' or CHAR = 'b'
1262  3                  then return 'B';
1263  3              else do;
1264  4                  MSG$PTR = @(ODH, OAH, '** KEY IN C , R or B', ODH, OAH, 2AH, 0);
1265  4                  call OUTS;
1266  4              end;
1267  3          end;
1268  2      end IN$CR;

/* Unit control

                                Name:          UNIT$CONTROL
                                Input:          C$BUF (Console)
                                Output:         None
                                Function:       Controls the CU or RU execution.
                                                SCB information will be displayed.
                                                This command is used to control CU or RU  */

1269  1      UNIT$CONTROL: procedure(CONTROL);
1270  2      declare CONTROL byte;
1271  2      MSG$PTR = @(ODH, OAH, 'KEY IN C FOR COMMAND, R FOR RECEIVE',
                                ODH, OAH, 2AH, 0);
1272  2      call OUTS;
1273  2      MESSAGE$BYTE = IN$CR;
1274  2      if MESSAGE$BYTE = 'C' then
1275  2          do case CONTROL;
1276  3              SCB.CMD = CMD$START;
1277  3              SCB.CMD = CMD$ABORT;
1278  3              SCB.CMD = CMD$SUSPEND;
1279  3              SCB.CMD = CMD$RESUME;
1280  3          end;
1281  2      else if MESSAGE$BYTE = 'R' then
1282  2          do case CONTROL;
1283  3              SCB.CMD = RCV$START;
1284  3              SCB.CMD = RCV$ABORT;
1285  3              SCB.CMD = RCV$SUSPEND;

```

# LAN COMPONENTS USER'S MANUAL

## Table 5-6. Software Listings (Continued)

```

1286 3          SCB.CMD = RCV*RESUME;
1287 3      end;
1288 2      if MESSAGE*BYTE = 'B' then
1289 2          do case CONTROL;
1290 3              SCB.CMD = CMD*START or RCV*START;
1291 3              SCB.CMD = CMD*ABORT or RCV*ABORT;
1292 3              SCB.CMD = CMD*SUSPEND or RCV*SUSPEND;
1293 3              SCB.CMD = CMD*RESUME or RCV*RESUME;
1294 3          end;
1295 2          call CR*LF;
1296 2          SCB.CBL*OFFSET = CMD*TOP*OFFSET;
1297 2          CMD*TOP*STATUS = FALSE;
1298 2          call SCB*STATUS*DISPLAY;
1299 2          call CA;
1300 2      end UNIT*CONTROL;

/* Master help display

Name:          MASTER*HELP
Input:         None
Output:        MSG*BUF (Console out)
Function:      This routine displays help for
               master command interpret routine. */

1301 1      MASTER*HELP: procedure;
1302 2          call CR*LF;
1303 2          MSG*PTR = @('START THE UNIT(RU,CU) ----- START
ABORT THE UNIT(RU,CU) ----- ABORT',ODH,OAH,
'SUSPEND THE UNIT(RU,CU) ----- SUSPEND
RESUME THE UNIT(RU,CU) ----- RESUME',ODH,OAH,O);

1304 2          call OUTS;
1305 2          MSG*PTR = @('COMMAND BLOCK SET UP ----- CSET
STATUS DISPLAY ----- STAT',ODH,OAH,
'INITIALIZE ----- INIT
RECEIVE BUFFER DISPLAY ----- RXB',ODH,OAH,O);

1306 2          call OUTS;
1307 2          MSG*PTR = @('TRANSMIT BUFFER DATA CHANGE ----- TXB',ODH,OAH,
'EXIT FROM THIS MONITOR ----- EXIT
TDR RESULT ----- TRES',ODH,OAH,
'DS RESULT BUFFER DISPLAY ----- DSRES ',O);

1308 2          call OUTS;
1309 2          MSG*PTR = @('CHIP RESET ----- CHRES',ODH,OAH,
'ACKNOWLEDGE TO INTERRUPT ----- ACK ',O);

1310 2          call OUTS;
1311 2      end MASTER*HELP;

/* Master command interpreter

Name:          MASTER*CMD
Input:         C*BUF (console in)
Output:        None
Function:      Interpret the First Level commands. */

1312 1      MASTER*CMD: procedure;
1313 2      LOOP4:  MSG*PTR = @('ODH,OAH,'MAIN> KEY IN YOUR COMMAND (H FOR HELP)',ODH,OAH,2AH,O);
1314 2          call OUTS;
1315 2          call INS;

1316 2          if (cmpb (@C*BUF(O),@('START',ODH), 6) = TRUEW)
1317 2              then call UNIT*CONTROL(O);
1318 2          else if (cmpb (@C*BUF(O),@('ABORT',ODH), 6) = TRUEW)
1319 2              then call UNIT*CONTROL(1);
1320 2          else if (cmpb (@C*BUF(O),@('SUSPEND',ODH), 8) = TRUEW)
1321 2              then call UNIT*CONTROL(2);
1322 2          else if (cmpb (@C*BUF(O),@('RESUME',ODH), 7) = TRUEW)
1323 2              then call UNIT*CONTROL(3);
1324 2          else if (cmpb (@C*BUF(O),@('CSET',ODH), 5) = TRUEW)
1325 2              then call COMMAND*SET;
1326 2          else if (cmpb (@C*BUF(O),@('STAT',ODH), 5) = TRUEW)
1327 2              then call STATUS*DISPLAY;
1328 2          else if (cmpb (@C*BUF(O),@('INIT',ODH), 5) = TRUEW)
1329 2              then call INIT*COMMAND;
1330 2          else if (cmpb (@C*BUF(O),@('RXB',ODH), 4) = TRUEW)
1331 2              then call BUFFER*DISP;
1332 2          else if (cmpb (@C*BUF(O),@('TXB',ODH), 4) = TRUEW)
1333 2              then call TRANSMIT*DATA*CHANGE;
1334 2          else if (cmpb (@C*BUF(O),@('H',ODH), 2) = TRUEW)
1335 2              then do;
1336 3              call MASTER*HELP;
1337 3              goto LOOP4;

```

# LAN COMPONENTS USER'S MANUAL

**Table 5-6. Software Listings (Continued)**

```

1338 3          end;
1339 2          else if (cmpb(@C$BUF(0),@('EXIT',ODH), 5) = TRUEW)
1340 2              then call EXIT;
1341 2          else if (cmpb(@C$BUF(0),@('TRES',ODH), 5) = TRUEW)
1342 2              then call TDR$RESULT;
1343 2          else if (cmpb(@C$BUF(0),@('DSRES',ODH), 5) = TRUEW)
1344 2              then call DS$BUFF$DISP;
1345 2          else if (cmpb(@C$BUF(0),@('CHRES',ODH), 6) = TRUEW)
1346 2              then call CHIP$RESET;
1347 2          else if (cmpb(@C$BUF(0),@('ACK',ODH), 4) = TRUEW)
1348 2              then call ACK;

1349 2          else call MSC$ILL$CMD;
1350 2      end MASTER$CMD;

      /* Main Routine */

1351 1      MAIN: do;

1352 2          call INIT$SYS;
1353 2          call INIT$RFD;
1354 2          call INIT$RBD;
1355 2          call INIT$RB;
1356 2          call INIT$TBD;
1357 2          call INIT$TB;
1358 2          CMD$TOP$STATUS = FALSE;
1359 2          NEXT$CMD$OFFSET = TRUEW;

1360 2          MSC$PTR = @('82586 DUAL PORT MEMORY TEST PROGRAM X206',ODH,0AH,0);
1361 2          call OUTS;
1362 2          do FOREVER;
1363 2              call MASTER$CMD;
1364 2          end;
1365 2      end main;
1366 1  end;

```

**MODULE INFORMATION:**

```

CODE AREA SIZE      = 29C0H   10688D
CONSTANT AREA SIZE  = 0DF5H   3573D
VARIABLE AREA SIZE  = 0160H   352D
MAXIMUM STACK SIZE  = 0020H   32D
2259 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

```

**DICTIONARY SUMMARY:**

```

159KB MEMORY

```




Figure 5-12A. Main Program Flow




Figure 5-12B. System Initialization Routine




Figure 5-12C. Receive Frame Descriptor Initialization




Figure 5-12D. Receive Buffer Descriptor Initialization




Figure 5-12E. Receive Buffer Space Initialization




Figure 5-12F. Initialization of Transmit Buffer Descriptors





Figure 5-12G. Transmit Buffer Data Initialization

# LAN COMPONENTS USER'S MANUAL



230814-95

Figure 5-12H. Master Command Flow Diagram



'START'	: START COMMAND UNIT ON RECEIVE UNIT
'ABORT'	: ABORT CU OR RU
'SUSPEND'	: SUSPEND CU OR RU
'RESUME'	: RESUME CU OR RU
'CSET'	: COMMAND SET MENU
'STAT'	: STATUS MENU
'INIT'	: INITIALIZE COMMAND BLOCKS.
	: RECEIVE OR TRANSMIT BUFFERS
'RXB'	: DISPLAY RECEIVE BUFFERS
'TXB'	: DISPLAY TRANSMIT BUFFERS
'H'	: HELP
'EXIT'	: EXIT THE MONITOR
'TRES'	: DISPLAY TDR RESULT
'DSRES'	: DISPLAY DUMP STATUS BUFFER
'CHRES'	: SOFTWARE CHIP RESET

230814-A4

Figure 5-12I. Master Command Menu

NOP	: SET UP NOP COMMAND
IA	: SET UP INDIVIDUAL ADDRESS COMMAND
CONF	: SET UP CONFIGURE COMMAND
MC	: SET UP MULTICAST COMMAND
TX	: SET UP TRANSMIT COMMAND
TDR	: SET UP TDR COMMAND
DS	: SET UP DUMP STATUS COMMAND
DIAG	: SET UP DIAGNOSE COMMAND

230814-A6

Figure 5-12K. Action Commands Menu




Figure 5-12J. Action Commands Flow Diagram

## 5.6.3 Special Considerations

This application example is based on a design using the Intel 80186. This section discusses the ease with which this memory design can be applied to other CPU's.

### 82586 CLOCK GENERATION

The 82586 clock requirement is 8 MHz (maximum) 50% duty cycle with MOS voltage levels. The 80186 generates this clock and it is used in this example. However, for non-80186 based designs, this clock may be obtained from the Intel clock generator chip, the 82285. This device produces a 50% duty cycle clock with MOS levels and is fully compatible with 82586 requirements.

### 8-BIT DATA BUS

The same design may easily be modified for 8-bit data buses. Figure 5-9 illustrates an approach for an 8088 based design.

### DEMULTIPLEXED ADDRESS/DATA BIT

The 82586 design with CPU's having demultiplexed address and data buses can easily be implemented using the approach illustrated in this section. Figure 5-9 shows how the same design can be used for demultiplexed address and data buses with relatively minor changes to this design. The same approach is valid for both 8 or 16-bit data buses.

### DYNAMIC RAM MEMORIES

To keep the design simple and avoid the extra cost of furnishing refresh for dynamic RAMs, static RAMs were selected for this design. However, the design approach is independent of whether DRAMs, SRAMs, or iRAMs are used. System designs requiring large dual port memories may choose to use DRAMs. In such cases it is recommended that Intel's Dynamic RAM Controller, 8207, for DRAM refresh and bus arbitration be used. See section 5.4.3.

### STATIC-RAM INTERFACE

The static RAM used in this design is the 2148. However, the 2114 or 2149 may also be used. The chip selects for these RAMs is selected via the A0 and BHE signals. These memories do not have a separate output enable inputs, making it necessary to use Read and Write signals for chip select generation, thus avoiding bus contention between chip select and Write active.

## SERIAL INTERFACE

The 82586 Serial Interface is a typical 10 Mbps Ethernet interface. The 82501 uses a 20 MHz antiresonant crystal as its clock source, and provides the Transmit and Receive clocks for the 82586. See chapter 4.

## 5.6.4 Conclusions

The concept of dual port memory design is not new. However, the cost of such an approach has always been an issue. This design example illustrates a simple low cost design which still retains all of the advantages of the dual port design. This design may be easily modified for 8-bit CPU architectures or for systems using CPU's with demultiplexed address and data buses. This approach is suitable for system designs where the CPU bus bandwidth requirements and bus latency may retard system performance, especially when receiving serial data at 10 Mbps. This approach, while preserving the CPU bus bandwidth for other tasks, enables the user to optimize the 82586 design for very efficient bus utilization. Another advantage of this approach is the relative ease with which the 82586 can be interfaced to CPU's that are considerably different than the iAPX 186, or iAPX 86 family.

The total number of devices used for bus arbitration in this design consisted of 10-12 SSI/MSI chips. The entire circuit used up about 36 square inches of board space and the estimated cost of the board, components and connectors was less than \$75, less the cost of the 82586/82501.

## 5.7 INA 960 TRANSPORT ENGINE

### 5.7.1 Introduction

There are two alternatives to provide a system with communications capability. One configuration is to run the communications software as a job under the host operating system. In this implementation, the communication software shares host processor resources with other user tasks, see Figure 5-13. The second configuration is to run the communications software on a dedicated processor. In this implementation, the communication software runs separately from the host and other user programs. This latter implementation is frequently called a Communications Front End Processor, or Comm-Engine. When the Comm-Engine is implementing the Transport Layer function, it is called a Transport Engine, see Figure 5-14.




Figure 5-13. Communications Software Running on a Host

The Comm-Engine approach provides system designers with three important benefits: performance, flexibility and easy system upgrades. First, the Comm-Engine affords high performance because it offloads the host from supporting communication tasks. Thus, high communication throughput can be realized because the CPU is not supporting other user programs. Second, the Comm-Engine can be used to contribute to systems because it fits into a modular system architecture. Modular systems are attractive because they facilitate future system expansion and upgrades. Modularity also simplifies service and maintenance of the system. Third, the Comm-Engine will enable existing systems to be upgraded to embody networking capability, without degrading system performance.

The Intel 82586 LAN Coprocessor, a dedicated iAPX 86/88/186 processor and iNA 960 Network Software are the building blocks required to realize a Transport Engine. This Transport Engine provides the user with ISO standard compatible Transport capabilities in any hardware and software system environment.





Figure 5-14. Communications Front End Processor, Comm-Engine

### 5.7.2 Transport Engine Hardware

Figure 5-15 shows the block diagram of a generic Transport Engine based on the 82586. The 80186 processor is used to eliminate the need for 'TTL glue,' and thus be the lower cost implementation.

In addition to the processor, the Transport Engine requires local RAM for data buffering and ROM to store communication software. A typical configuration requires 30 to 50K bytes of ROM for iNA 960, and 16 to 64K bytes of RAM for data buffering and supporting the software.



**Figure 5-15. Transport Engine Implemented Using iNA 960 Running on a Dedicated 8086, 8088, or 80186**

### 5.7.3 Transport Engine Software


Figure 5-16 shows the Transport Engine software interface to the host CPU.

iNA 960 consists of three parts: a communications subsystem, a hardware dependent module, and a message delivery mechanism. The communications subsystem implements the ISO 8073 Class 4 Transport protocol for virtual circuits and a network management facility. In addition, optional functionalities include a connectionless datagram service, external data link access, and boot server for supporting nodes without local mass storage.

The hardware dependent module is configured by the user to support the specific hardware environment implemented. iNA 960 provides 82586 software drivers.

The message delivery mechanism, MDM, implements the exchange of request blocks between iNA 960 and the host. Request blocks are memory segments containing command or status information and remain the same in all environments and implementations. iNA 960 provides the user with three choices of message delivery mechanisms. First, the Base Control Block interface mechanism to interface iNA 960 to single host environments. Second, the Multibus Interprocessor Protocol, MIP, for multiple processor environments. Third, iNA 960 supports a user supplied mechanism. The first two alternatives are fully implemented in iNA 960, while the third provides the 'hooks' for the user to implement his own version. Regardless of the option used, a compatible mechanism has to be provided by the user to run on the host side.

The iNA 960/82586 LAN Coprocessor based Transport Engine provides an industry standard high performance Transport solution for most hardware/software environments. This solution dramatically reduces the effort required to develop a LAN capability.



230814-B0

Figure 5-16. The Comm-Engine/Host CPU Software Interface



**APPLICATION  
NOTE**

**AP-234**

September 1985

**82586 Traffic Simulator and  
Monitor Station Program**

**KIYOSHI NISHIDE**  
APPLICATIONS ENGINEER

Order Number: 231420-001

## 5.8 INTRODUCTION

The software presented in this application note is called Traffic Simulator and Monitor Station (TSMS) program. The distinctive features of the TSMS program are

1. Programmable network load generation
2. Network statistical monitoring capabilities
3. Interactive command execution of all 82586 commands
4. Interactive buffer monitoring

The environment that could be created with the TSMS software was found to be very useful for network debugging and individual station's hardware and software debugging.

The hardware vehicle for the TSMS program is an iSBC 186/51 or LANHIB (LAN High Integration Board). The LANHIB is an 82586/80186 shared bus board specially designed for this application note to demonstrate the simplicity of the 82586/80186 interface. The 82586 is used in minimum mode to reduce chip count.

This application note first covers the hardware design of the LANHIB and then discusses the TSMS program. In the LANHIB hardware description, the reader is advised to refer to the 80186 and 82586 data sheets. Basic understanding of the 80186 microprocessor is assumed. The TSMS source program and related files are available through Insite. The TSMS program should serve as a real network debugger and exercise tool to better understand the 82586.

## 5.9 HARDWARE VEHICLE FOR THE TSMS PROGRAM

The hardware vehicle for the TSMS program may be an iSBC 186/51 (8 MHz) or LANHIB (LAN High Integration Board). The LANHIB is an 80186 based board designed and constructed to demonstrate the simplicity of 80186/82586 interface in the shared bus configuration. The total chip count of the LANHIB is 23. It is a board very easy to make and useful in executing 82586 related experiments. For the user not interested in purchasing an iSBC 186/51, it is an ideal board to execute the TSMS software. Detailed hardware descriptions of the board are presented in section 5.10. A board initialization routine for the LANHIB is included in the TSMS software package. If the iSBC 186/51 (8 MHz) is chosen, minimum board initialization routines must be linked to the TSMS program. These must include 80186 bootstrap initialization, 80130 interrupt controller initialization, and 80130 timer initialization for baud rate generation. If the iSDM86 monitor is

available, it can be used for board initialization after it is properly configured to work on the iSBC 186/51. One reminder is that the 82586 requires the SCP (System Control Pointer) at absolute address 0FFFF6H. Initialization ROM must have the SCP at 0FFFF6H and the SCP must be linked to the ISCP (Intermediate System Control Pointer). The ISCP's start address used in the TSMS program for the iSBC 186/51 is 0FFF0H. Section 5.14 covers the procedures to program the TSMS into PROMs so that they can be plugged into the available board. The configuration file that should be used to properly configure the iSDM 86 for an 8 MHz iSBC 186/51 is also included in section 5.14.

## 5.10 LANHIB HARDWARE DESCRIPTION

Figure 5-1 shows the block diagram of the LANHIB. Schematic is in Appendix A.




Figure 5-1. LANHIB Block Diagram

### 5.10.1 82586 (Min Mode) Interface to the 80186

The 82586 can be placed in minimum mode by strapping the MN/MX pin to  $V_{CC}$ . In the minimum mode, the chip directly provides all bus control signals—ALE, RD, WR,  $\overline{DT}/R$ , and DEN, saving the 8288 Bus Controller. The 80186, which is the only other bus master on the shared bus, also generates these bus control signals directly. The HOLDs and HLDAs of these two chips are connected together so that only one of the two bus masters can exclusively drive the bus at a time under the HOLD/HLDA protocol. Except for the ALE, all bus signals including address and data lines float when the chip does not have control of the bus. In this design example, RDs and WRs from the two chips are connected together respectively. The  $\overline{DT}/R$ s and DENs of the 82586 and 80186 are not used, since bus

transceivers are not needed in this small system. ALEs from the two chips are connected to an OR-gate to generate a system ALE. Multiplexed address data lines AD0-AD15 and address lines A15-A19 of the two chips are also connected line by line correspondingly.

### 5.10.2 82586 Address Latch Interface

Figure 5-2 shows the timing of the address signals with respect to the ALE signal. The ALE of the 82586 is OR-ed with the ALE of the 80186 and the result is connected to the latch enable inputs of Octal Transceiver Latches. This kind of latch transfers the input data to the output as long as the latch enable is hi, and captures the input data into the latch when the latch enable goes low. In this timing diagram, the setup and hold times of the input data (82586 address) required by the address latch can be verified. Estimating 7 ns of propagation delay in the 74S32, the setup time is  $T_{38} + 7$ , which is 39 ns at 8 MHz. The hold time for A19 is shorter than the other address lines because it is valid only during T1. The hold time for the A19 is, therefore,  $T_4 - T_{36} - 7$ , which is 10.5 ns. The hold time for the other address lines is  $T_{39} - 7$ , which is 45.5 ns. In this design, a 74S373 was chosen to latch address lines A16-A19 and two 74LS373s were used to latch address lines AD0-AD15. Required setup and hold times


of the 74S and 74LS 373s are summarized in Table 1. Note that address lines A16-A18 and  $\overline{BHE}$  of the 82586 are not really needed to be latched.

**Table 1. 74LS and 74S 373 Data Setup and Hold Time Specifications at 25°C**

	74LS373		74S373		Unit
	Min	Nom Max	Min	Nom Max	
Data Setup Time		5 ↓		0 ↓	ns
Data Hold Time		20 ↓		10 ↓	ns

### 5.10.3 80186 Address Latch Interface

The address latch used by the 82586 is shared by the 80186. Figure 5-3 shows the 80186 address line timing with respect to the ALE. Again estimating 7 ns delay in the 74S32, the setup time for the latch is  $T_{AVAL} + 7$  and the hold time is  $T_{LLAX} - 7$ . These are 37 ns and 23 ns respectively at 8 MHz. Comparing to the required values shown in Table 1, it is quite obvious that the setup and hold times of the latch are met by wide margins. Note that the 80186's address lines A16-A18 and  $\overline{BHE}$  are not valid for an entire memory cycle; therefore, they have to be latched.



**Figure 5-2. 82586 Address Timing**






Figure 5-3. 80186 Address Timing




Figure 5-4. 82586 Memory Interface Timing

### 5.10.4 82586 Memory Interface

The 74LS373 has a delay of 18 ns for input data to reach the output assuming the latch enable is hi. A demultiplexed valid address (output of the address latch), therefore, becomes available after  $T_{29} + 18$  measuring from the beginning of  $T_1$  (Figure 5-4). The demultiplexed address remains valid until the ALE of the next memory access becomes active. Upper address lines, A14 through A20, are connected to a 16L8 PAL, which provides address decode logic for all memory devices. The PAL has a maximum of 35 ns propagation delay, so chip selects should become active after  $60 + 18 + 35$  ns (max.) from the beginning of  $T_1$  as indicated in Figure 5-4. Since address decode logic is implemented by a PAL, any memory expansion would only require a reprogramming of this PAL.

Address access time is  $3 \times T_1 - T_1 - T_{29} - 18 - T_8 + n \times T_1$ , where  $n$  is the number of wait states. For 0 wait states operation at 8 MHz, it is 277 ns minimum. Chip select access time is  $3 \times T_1 - T_{29} - 18 - T_8 + n \times T_1 - 35$ , which is 242 ns for 0 wait state

operation. Command access time for a read cycle is  $2 \times T_1 - T_{40} - T_8 + n \times T_1$ , which is 135 ns. Time from the read command going inactive to the next address asserted is  $T_{44}$ , which is 85 ns minimum at 8 MHz. Address setup time for a write cycle is  $T_1 - T_{29} - 18 + T_{23}$ , which is 47 ns minimum.

To meet these timing requirements, 2764-20s must be used for ROM. Static RAM chips, HM6264P-15, offer very wide timing margins and were selected for this design.

### 5.10.5 80186 Memory Interface

Figure 5-5 shows the timing of the 80186 memory interface. By comparing this figure to Figure 5-4, it is easy to notice that the 80186 offers a little faster bus interface.  $T_{CLRL}$  which is equivalent to  $T_{40}$  (0 to 95 ns) of the 82586 is specified as 10 to 70 ns. Since the memory choice satisfies the 82586 memory timing parameters, it also satisfies the 80186 memory timing parameters.




Figure 5-5. 80186 Memory Interface Timing

## 5.10.6 Memory Map

With 2764-20 EPROMs and 6264P-15 SRAMs, this board has 32 Kbytes of ROM space and 16 Kbytes of RAM space. Memory map is given in Figure 5-6. If 27128-20 EPROMs are used, the ROM space becomes 64 Kbytes.




Figure 5-6. LANHIB Memory Map

## 5.10.7 80186 I/O Interface

### 5.10.7.1 82586 CHANNEL ATTENTION GENERATION

The active low peripheral chip select 0 ( $\overline{\text{PCS0}}$ ) was used to generate a channel attention (CA) signal to the 82586. This way of CA generation satisfies the requirement that the width of a CA must be wider than a clock period of the system clock.

### 5.10.7.2 82586 HARDWARE RESET PORT

$\overline{\text{PCSI}}$  of the 80186 will reset the 82586 if any I/O command is executed using this I/O chip select. This con-

nection will enable a programmer to implement an 80186 controlled deadman timer for the 82586. Note that the TSMS program does not make use of this hardware feature.

### 5.10.7.3 82530 INTERFACE

82530 interface to the 80186 was derived from the design example presented in the Application Note 222, order number 231262-001. Only the asynchronous operation of the 82530 is supported in this design. For more details, please read the Application Note 222.

### 5.10.7.4 82501 LOOPBACK CONFIGURATION PORT


A 74LS74 D-type flip-flop was used for this port. On power up, it configures the 82501 to Non-Loopback mode by providing hi to pin 3 ( $\overline{\text{Loopback}}$ ). The chip select is generated from the 80186's  $\overline{\text{PCS2}}$  and the synchronized  $\overline{\text{WR}}$  command of the 82530 interface. The least significant bit of I/O output data becomes the state of the 82501's pin 3.

### 5.10.7.5 ON-BOARD INDIVIDUAL ADDRESS PORT

To provide the 82586 a hardware configured host address, a 32 x 8 ROM is connected to the bus. The chip select for this ROM is generated from the 80186's  $\overline{\text{PCS3}}$ , so that the address for ROM is mapped into the I/O space. Six or two (IEEE 802.3 specified address lengths) consecutive I/O reads starting from the lowest address of ROM will transfer the board address stored in the ROM to an IA-Setup command block of the 82586.

## 5.10.8 82586 Ready Signal Generation

82586 asynchronous ready (ARDY) signal is generated from a shift register. The shift register provides the 82586 a 'normally ready' signal. Only when a wait state is needed, the ready signal is dropped to the lo state. As shown in Table 2, the 82586 can be programmed to have 0 to 8 wait states by setting the DIP switch properly. Even though the on-board memory devices are fast enough for 0 wait states operation, this programmable wait state capability was added, so that the effect of wait states to the 82586 performance can easily be demonstrated using this feature.



231420-7

Figure 5-7. Main Program

Table 2. DIP Switch Settings for Various Numbers of 82586 Wait States

DIP Switch Setting								Number of Wait States the 82586 Inserts
7	6	5	4	3	2	1	0	
1	1	1	1	1	1	1	1	0
1	1	1	1	1	1	1	0	1
1	1	1	1	1	1	0	0	2
1	1	1	1	1	0	0	0	3
1	1	1	1	0	0	0	0	4
1	1	1	0	0	0	0	0	5
1	1	0	0	0	0	0	0	6
1	0	0	0	0	0	0	0	7
0	0	0	0	0	0	0	0	8

**NOTES:**

1 = Switch Open  
0 = Switch Closed

**5.11 TSMS PROGRAM CONTROL FLOW**

The original TSMS software listing is in Appendix B.

**5.11.1 Main Program**

Flow chart for the TSMS main program is shown in Figure 5-7. The program starts by calling an initialization routine 'init' (Figure 5-8). In this routine, the CPU sets up the ISCP (Intermediate System Control Pointer), SCB (System Control Block), and a linked list of four 82586 commands: Diagnose, Configure, IA-Setup, and MC-Setup. Busy byte in the ISCP is set. The CPU also initializes a transmit command (EL = 1, S = 0, I = 0) if traffic generation is to be performed by this station. Five RFDs (Receive Frame Descriptors), five RBDs (Receive Buffer Descriptors), and five receive buffers are set up. The data structure defined in the 'init' routine is shown in Figure 5-9. The transmit command is not pointed to by the SCB yet. It will be linked to the SCB later in the main program after the 82586 is properly initialized. At the end of 'init' routine, the very first CA to the 82586 is given. In response to this CA, the 82586 jumps to address location 0FFFF6H and starts the initialization procedure.

The main program waits for the 82586 to finish the initialization procedure by checking 'reset' flag. The 'reset' flag is cleared after a completion of the 82586 reset interrupt (CX = CNA = 1) acknowledgement. The predefined linked commands pointed already by the SCB: Diagnose, Configure, IA-Setup, and MC-Setup, are executed by a CA after the 'reset' flag is cleared. Any failures in execution of these commands are indicated on the screen as errors.

After successful Diagnose, Configure, IA-Setup, and MC-Setup commands execution, the RU is started. The

ESI (Ethernet Serial Interface) is configured to Non-Loopback mode at this point. If any incoming frames are qualified to be received, the 82586 will start receiving these frames and the CPU will keep track of how many good frames are being received.





Figure 5-8. 'init' Routine



231420-9

Figure 5-9. 82586 Data Structure after 'init' Routine

If this station is to generate traffic on the network, the station will start to transmit frames. This is done by linking the SCB to the transmit command already set up in the 'init' routine and issuing a CA. Since the transmit command has its EL-bit set, the 82586 interrupts the CPU with CNA = 1 after every execution. The number of good frames transmitted is counted by the CPU.

The main program gets in an infinite loop after the RU and CU are defined. The program keeps updating the frame counters indefinitely in the loop. Within the loop, the CPU checks if anything has been typed at the keyboard. If any key on the keyboard has been pressed, the program calls a routine 'getout' (Figure 5-10) and gets into the interactive command execution mode. In the interactive command execution mode, any 82586 action or control command can be set up and executed interactively.






Figure 5-10. 'getout' Routine



231420-11


Figure 5-11A. Interrupt Service Routine





231420-12

Figure 5-11B. Interrupt Service Routine (Continued)



231420-13

Figure 5-11C. Interrupt Service Routine (Continued)




Figure 5-12. 80186 Timer Interrupt

### 5.11.2 Interrupt Service Routine

The 82586 interrupt service routine in the TSMS program is a reentrant procedure. It is written in such a way that the routine itself can be interrupted repeatedly by its own level or the higher level of interrupts. A critical region, a section of codes that should not be interrupted, is constructed by a pair of 'disable' and 'enable' PL/M commands. Each SCB command execution: writing a SCB command, issuing a CA, and waiting for the SCB command word to become zero, is enclosed in this pair, so that overwriting a SCB command will never occur.

The 82586 interrupt is enabled at the beginning of the interrupt service routine (Figure 5-11A).

Among the 82586 interrupts, the FR (Frame Received) interrupt is given the highest priority in the service routine. The FR bit in the SCB status word is always checked first if it is set or not. If it is, interrupt is immediately disabled and the FR interrupt is ac-

knowledged. If the received frame is good, the receive frame counter is incremented. The program exits the interrupt service routine at this point, so that a new interrupt, if any, can be processed from the beginning of the service routine again.

If the FR bit is reset and the CNA bit is set, the CNA interrupt is acknowledged. After the acknowledgement, the status word of the transmit command is checked (Figure 5-11B). If the status indicates a good frame transmission, the transmit frame counter is incremented. If the station has been programmed to stop transmissions after a known number of frame transmissions, the transmit frame counter is checked if it has reached the final value. If it has, then the program exits the service routine. If the station is to transmit more frames, then the transmit command block status is cleared and a new transmission is executed. If the transmission is to start after a delay, 'startStimer0' procedure is called to perform a delayed transmission (Figure 5-12).

If the transmit command block status indicates a transmission failure, the kind of failure is printed on the screen and then a retransmission is executed. There are four kinds of transmission failures: too many collisions, no carrier sense, lost clear to send, and DMA under-run.

CX and RNR interrupts are acknowledged after the interrupt is disabled (Figure 5-11C). At the very end of the service routine, the 'reset' flag is checked. If it is set and also the BUSY byte of the ISCP is set, an error message is printed and a software reset is issued.

This interrupt service routine is verified to be able to receive back-to-back frames separated by 9.6 microseconds and keep track of correct number of frames received (refer to section 5.12 for limits of TSMS).

```

***** Station Configuration *****
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
Destination Address: FF FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 00 00 40

***** Station Activities *****

# of Good # of Good CRC Alignment No Receive
Frames Good Errors Errors Resource Overrun
Transmitted Received Errors Errors Errors Errors
10130 0 0 0 0 0
  
```

231420-15

Figure 5-13. Continuous Mode Display

## 5.12 CAPABILITIES AND LIMITS OF THE TSMS PROGRAM

The TSMS program has two modes of operation: Continuous mode and Interactive Command Execution mode. In the Continuous mode, the software uses the format shown in Figure 5-13 to display information. Detailed description of each of these fields is as follows:

**Host Address:** host (station) address used in the most recently prepared IA-Setup command. The software simply writes the address stored in the IA-Setup command block with its least significant bit being in the most right position. Note that if the IA-Setup command was just set up and not executed, the address displayed in this field may not be the address stored in the 82586.

**Multicast Address(es):** multicast addresses used in the most recently prepared MC-Setup command. As in the case of host address, the software simply writes the addresses stored in the MC-Setup command block. Note that if the MC-Setup command was just set up and not executed, the addresses displayed in this field may not be the addresses stored in the 82586.

**Destination Address:** destination address stored in the transmit command block if AL-LOC = 0. If AL-LOC = 1, destination address is picked up from the transmit buffer. The least significant bit is in the most right position.

**Frame Length:** transmit frame byte count including destination address, source address, length, data, and CRC field.

**Time Interval Between Transmit Frames:** approximate time interval obtainable between transmit frames (Figure 5-14). The number is correct if there are no other stations transmitting on the network.

**Network Percent Load generated by this station:** approximate network percent load that is generated by this station (Figure 5-14). The number is correct if there are no other stations transmitting on the network.

**Transmit Frame Terminal Count:** number of frames this station will transmit before it stops network traffic load generation. If this station is transmitting indefinitely, this field will be 'Not Defined'.

**82586 Configuration Block:** configuration parameters used in the most recently prepared Configure command. As in the case of IA-Setup command, the software simply writes the parameters from the Configure command block. The least significant byte (FIFO Limit) of the configuration parameters is printed in the most left position.

**# of Good Frames Transmitted:** number of good frames transmitted. This is a snap shot of the 32-bit transmit frame counter. It is incremented only when both C and OK bits of the transmit command status are set after an execution. The counter is 32-bit wide.

**# of Good Frames Received:** number of good frames received. This is a snap shot of the 32-bit receive frame counter. It is incremented only when both C and OK bits of a receive frame descriptor status are set after a reception. The counter is 32-bit wide.

**CRC Errors:** number of frames that had a CRC error. This is a snap shot of the 16-bit CRC counter maintained by the 82586 in the SCB.

**Alignment Errors:** number of frames that had an alignment error. This is a snap shot of the 16-bit alignment counter maintained by the 82586 in the SCB.

**No Resource Errors:** number of frames that had a no resource error. This is a snap shot of the 16-bit no resource counter maintained by the 82586 in the SCB.

**Receive Overrun Errors:** number of frames that had a receive overrun error. This is a snap shot of the 16-bit receive overrun error counter maintained by the 82586 in the SCB.




Figure 5-14. Network Percent Load

If the station is actively transmitting, # of good frames transmitted should be incrementing. If the station is actively receiving frames, # of good frames received should be incrementing. In this continuous mode, a user can see the activities of the network.

Hitting any key on the keyboard while the program is running in the Continuous mode will exit the mode. The program will respond with a message 'Enter Command (H for Help) ==> '. In this Interactive Command Execution mode, a user can set up any one of the 82586 action commands and/or execute any one of the 82586 SCB control commands. Setting up a Dump command and executing a SCB Command Unit Start command will, for example, execute the Dump command. Display commands are also available to see the contents of the 82586's data structure blocks. A display command will enable a user to see the contents of the 82586's dump (see section 5.15.3).

Typing 'E' after 'Enter command (H for help) ==> ', executing a SCB Command Unit Start command with a transmit command, or executing a SCB Receive Unit Start command will exit the Interactive Command Execution mode. The program will be back in the Continuous mode. Using this Interactive Command Execution mode, one can, for example, reconfigure the station and come back to the Continuous mode. Section 5.13 lists actual example executions of the TSMS program.

The TSMS program should be run in an 8 MHz system. The software running at 8 MHz with a maximum of 2 wait states has been tested and verified to be able to receive back-to-back frames separated by 9.6 microseconds and still keep track of the correct number of frames received. This capability, for example, can be used to find out exactly how many frames a developing software at a new station in the network had transmitted.

The software does not perform extensive loopback tests and hardware diagnostics during the initialization. A loopback operation can be performed interactively in the Interactive Command Execution mode.

The software allows a user to set up only 8 multicast addresses maximum. It is not possible to set up more than 8 multicast addresses.

The command chaining feature of the 82586 is not used in the Interactive Command Execution mode. Each command setup performed by a 'S' command after 'Enter command (H for help) ==> ' will just set up a command with its EL bit set, I bit reset, and S bit reset. Diagnose, Configure, IA-Setup, and MC-Setup commands are chained together during the initialization routine and executed at once with only one CA.

The software sets up 5 Receive Frame Descriptors linked in a circular list. A user is, therefore, allowed to see only the last 5 frames the station has received. It also sets up 5 receive buffers, each being 1514 bytes long, linked in circle. The station, therefore, never goes into the NO RESOURCES state.

### 5.13 EXAMPLE EXECUTIONS OF THE TSMS PROGRAM

This section presents 3 example executions of the TSMS program. When the TSMS program needs a command to be typed, it asks a question with '==> '. Anything after '==> ' is what a user needs to type in on the keyboard. To switch from the continuous mode to the interactive command execution mode, any key on the keyboard may be pressed.

### 5.13.1 Example 1: External Loopback Execution

In this example, 500 external loopback transmissions and receptions are executed (Figure 5-15). In order for the software to process each loopback properly, a large delay was given between transmissions.

```
Initialization begun
```

```
Configure command is set up for default values.
```

```
Do you want to change any bytes? (Y or N) ==> Y
```

```
Enter byte number (1 - 11) ==> 4
```

```
Enter byte 4 (4H) ==> A6H
```

```
Any more bytes? (Y or N) ==> Y
```

```
Enter byte number (1 - 11) ==> 11
```

```
Enter byte 11 (BH) ==> 6
```

```
Any more bytes? (Y or N) ==> N
```

```
Configure the 586 with the prewired board address ==> N
```

```
Enter this station's address in Hex ==> 000000002200
```

```
You can enter up to 8 Multicast Addresses.
```

```
Would you like to enter a Multicast Address? (Y or N) ==> N
```

```
You entered 0 Multicast Address(es).
```

```
Would you like to transmit?
```

```
Enter a Y or N ==> Y
```

```
Enter a destination address in Hex ==> 000000002200
```

```
Enter TYPE ==> 0
```

```
How many bytes of transmit data?
```

```
Enter a number ==> 2
```

```
Transmit Data is continuous numbers (0, 1, 2, 3, ... )
```

```
Change any data bytes? (Y or N) ==> N
```

```
Enter a delay count ==> 10000000000
```

```
The number is too big.
```

```
It has to be less than or equal to 65535 (FFFFH).
```

```
Enter a number ==> 60000
```

```
Setup a transmit terminal count? (Y or N) ==> Y
```

```
Enter a transmit terminal count ==> 500
```

```
Destination Address: 00 00 00 00 22 00
```

```
Frame Length: 20 bytes
```

```
Time Interval between Transmit Frames: 30.18 milliseconds
```

```
Network Percent Load generated by this station: .0 %
```

```
Transmit Frame Terminal Count: 500
```

```
Good enough? (Y or N) ==> Y
```

```
Receive Unit is active.
```

231420-16

Figure 5-15. External Loopback Execution

```

---Transmit Command Block---
0000 at 033E
8004
FFFF
034E
2200
0000
0000
0000

Hit <CR> to countinue
transmission started!

***** Station Configuration *****
Host Address: 00 00 00 00 22 00
Multicast Address(es): No Multicast Addresses Defined
Destination Address: 00 00 00 00 22 00
Frame Length: 20 bytes
Time Interval between Transmit Frames: 30.18 milliseconds
Network Percent Load generated by this station: .0 %
Transmit Frame Terminal Count: 500
82586 Configuration Block: 08 00 A6 00 60 00 F2 00 00 06

***** Station Activities *****
# of Good # of Good CRC Alignment No Resource Receive
Frames Frames Errors Errors Errors Overrun
Transmitted Received Errors Errors Errors Errors
500 500 0 0 0 0

```

231420-17

Figure 5-15. External Loopback Execution (Continued)

### 5.13.2 Example 2: Frame Reception in Promiscuous Mode

The 82586 is configured to receive any frame that exists in the network (Figure 5-16). In this example, the station received 100 frames.

```

Initialization begun

Configure command is set up for default values.
Do you want to change any bytes? (Y or N) ==> Y
Enter byte number (1 - 11) ==> 9
Enter byte 9 (9H) ==> 1
Any more bytes? (Y or N) ==> N
Configure the 586 with the prewired board address ==> Y
You can enter up to 8 Multicast Addresses.
Would you like to enter a Multicast Address? (Y or N) ==> N
You entered 0 Multicast Address(es).

Would you like to transmit?
Enter a Y or N ==> N

Receive Unit is active.

***** Station Configuration *****
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 01 00 40

***** Station Activities *****

# of Good   # of Good   CRC          Alignment   No          Receive
Frames      Frames      Errors       Errors      Resource    Overrun
Transmitted Received
0           100         0            0           0           0
Enter command (H for help) ==> D

Command Block or Receive Area? (R or C) ==> R
Frame Descriptors:
4000 at 036C  A000 at 0382  A000 at 0398  A000 at 03AE  A000 at 03C4
0000          0000          0000          0000          0000
0382          0398          03AE          03C4          036C
03DA          03E4          03EE          03F8          0402
2200          2200          2200          2200          2200
2200          2200          2200          2200          2200
0000          0000          0000          0000          0000

```

231420-18

Figure 5-16. Frame Reception in Promiscuous Mode



```

0000          0000          0000          0000          0000
0000          0000          0000          0000          0000
0000          0000          0000          0000          0000
0000          0000          0000          0000          0000

```

Receive Buffer Descriptors:

```

C064 at 03DA  C064 at 03E4  C064 at 03EE  C064 at 03F8  C064 at 0402
03E4          03EE          03F8          0402          03DA
040C          09F6          0FE0          15CA          1BB4
0000          0000          0000          0000          0000
05DC          05DC          05DC          05DC          05DC

```

Display the receive buffers? (Y or N) ==> Y

Receive Buffers:

Receive Buffer 0 :

```

002C:014C 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:015C 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:016C 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:017C 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:018C 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:019C 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:01AC 60 61 62 63

```

Hit <CR> to continue

Receive Buffer 1 :

```

002C:0736 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:0746 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:0756 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:0766 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:0776 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:0786 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:0796 60 61 62 63

```

Hit <CR> to continue

Receive Buffer 2 :

```

002C:0D20 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:0D30 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:0D40 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:0D50 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:0D60 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:0D70 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:0D80 60 61 62 63

```

Hit <CR> to continue

Receive Buffer 3 :

```

002C:130A 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:131A 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:132A 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:133A 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:134A 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:135A 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:136A 60 61 62 63

```

Hit <CR> to continue

231420-19

Figure 5-16. Frame Reception in Promiscuous Mode (Continued)

```

Receive Buffer 4 :
002C:18F4 00 01 02 03 04 05 06 07 08 09 0A 0B 0C 0D 0E 0F
002C:1904 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F
002C:1914 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F
002C:1924 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F
002C:1934 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F
002C:1944 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F
002C:1954 60 61 62 63

Hit <CR> to countinue

Enter command (H for help) ==> E

***** Station Cofiguration *****
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 01 00 40

***** Station Activities *****

# of Good      # of Good      CRC           Alignment     No           Receive
Frames         Frames         Errors        Errors        Resource     Overrun
Transmitted    Received
0              100            0             0             0            0

```

231420-20

Figure 5-16. Frame Reception in Promiscuous Mode (Continued)

### 5.13.3 Example 3: 35.7% Network Traffic Load Generation

The station is programmed to transmit 118 bytes long frames with a time interval of 180 microseconds in between (Figure 5-17). The network load is about 35.7 percents if no other stations are transmitting in the network.

```
Initialization begun
```

```
Configure command is set up for default values.  
Do you want to change any bytes? (Y or N) ==> N  
Configure the 586 with the prewired board address ==> Y  
You can enter up to 8 Multicast Addresses.  
Would you like to enter a Multicast Address? (Y or N) ==> N  
You entered 0 Multicast Address(es).
```

```
Would you like to transmit?  
Enter a Y or N ==> Y  
Enter a destination address in Hex ==> FFFFFFFFFF
```

```
Enter TYPE ==> 0  
How many bytes of transmit data?  
Enter a number ==> 100  
Transmit Data is continuous numbers (0, 1, 2, 3, ... )  
Change any data bytes? (Y or N) ==> N
```

```
Enter a delay count ==> 0
```

```
Setup a transmit terminal count? (Y or N) ==> N
```

```
Destination Address: FF FF FF FF FF FF  
Frame Length: 118 bytes  
Time Interval between Transmit Frames: 159.4 microseconds  
Network Percent Load generated by this station: 35.7 %  
Transmit Frame Terminal Count: Not Defined
```

```
Good enough? (Y or N) ==> Y
```

```
Receive Unit is active.
```

```
---Transmit Command Block---  
0000 at 033E  
8004  
FFFF  
034E  
FFFF  
FFFF  
FFFF  
0000
```

```
Hit <CR> to countinue
```

231420-21

Figure 5-17. 35.7% Network Traffic Load Generation

transmission started!

\*\*\*\*\* Station Configuration \*\*\*\*\*

Host Address: 00 AA 00 00 18 6D  
 Multicast Address(es): No Multicast Addresses Defined  
 Destination Address: FF FF FF FF FF FF  
 Frame Length: 118 bytes  
 Time Interval between Transmit Frames: 159.4 microseconds  
 Network Percent Load generated by this station: 35.7 %  
 Transmit Frame Terminal Count: Not Defined  
 82586 Configuration Block: 08 00 26 00 60 00 F2 00 00 40

\*\*\*\*\* Station Activities \*\*\*\*\*

# of Good Frames Transmitted	# of Good Frames Received	CRC Errors	Alignment Errors	No Resource Errors	Receive Overrun Errors
10459	0	0	0	0	0

Enter command (H for help) ==> H

Commands are:

S - Setup CB	D - Display RFD/CB
P - Print SCB	C - SCB Control CMD
L - ESI Loopback On	N - ESI Loopback Off
A - Toggle Number Base	
Z - Clear Tx Frame Counter	
Y - Clear Rx Frame Counter	
E - Exit to Continuous Mode	

Enter command (H for help) ==> S

Enter command block type (H for help) ==> H

Command block type:

N - Nop	I - IA Setup
C - Configure	M - MA Setup
T - Transmit	R - TDR
D - Diagnose	S - Dump Status
H - Print this message	

Enter command block type (H for help) ==> S

Enter command (H for help) ==> C

Do you want to enter any SCB commands? (Y or N) ==> Y

Enter CUC ==> 1

Enter RES bit ==> 0

Enter RUC ==> 0

Issued Channel Attention

Enter command (H for help) ==> D

231420-23

Figure 5-17. 35.7% Network Traffic Load Generation (Continued)

```

Command Block or Receive Area? (R or C) ==> C
---Dump Status Command Block---
A000 at 0364
8006
FFFF
27D6

Dump Status Results
at 27D6
00 E8 3F 26 08 60 00 FA 00 00 40 FF 6D 18 00 00
AA 00 40 20 00 00 00 00 FF FF FF FF B5 9E EE CF
62 63 3F B0 00 00 00 00 00 00 00 00 FF 85 08 FC
00 00 00 00 00 00 00 00 00 00 00 00 70 03 06 00
DC 05 00 00 0C 04 DC 05 E4 03 DA 03 DA 03 78 05
82 03 6C 03 F8 03 64 80 D6 27 E8 21 FF FF 4E 03
06 80 FF FF 64 03 00 00 D2 02 00 00 00 00 00 00
00 00 D6 27 00 01 00 28 00 00 00 00 30 26 00 00
20 00 40 06 30 01 00 00 90 00 10 01 00 00 6C 03
00 00 6A 03 0E 00 6C 28 00 00 74 03 00 00 00 00
00 00 00 00 00 C0 00 00 00 00

Enter command (H for help) ==> S

Enter command block type (H for help) ==> T
Enter a destination address in Hex ==> FFFFFFFFFF

Enter TYPE ==> 0
How many bytes of transmit data?
Enter a number ==> 100
Transmit Data is continuous numbers (0, 1, 2, 3, ... )
Change any data bytes? (Y or N) ==> N

Enter a delay count ==> 0

Setup a transmit terminal count? (Y or N) ==> N

Destination Address: FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined

Good enough? (Y or N) ==> Y

Enter command (H for help) ==> C

Do you want to enter any SCB commands? (Y or N) ==> Y
Enter CUC ==> 1
Enter RES bit ==> 0
Enter RUC ==> 0
Issued Channel Attention

```

231420-24

Figure 5-17. 35.7% Network Traffic Load Generation (Continued)

```

***** Station Configuration *****
Host Address: 00 AA 00 00 18 6D
Multicast Address(es): No Multicast Addresses Defined
Destination Address: FF FF FF FF FF FF
Frame Length: 118 bytes
Time Interval between Transmit Frames: 159.4 microseconds
Network Percent Load generated by this station: 35.7 %
Transmit Frame Terminal Count: Not Defined
82586 Configuration Block: 08 00 26 00 60 00 F2 00 00 40

***** Station Activities *****

# of Good      # of Good      CRC           Alignment     No           Receive
Frames        Frames        Errors        Errors        Resource    Overrun
Transmitted   Received
106020       0             0             0             0           0
                                                    231420-25

```

Figure 5-17. 35.7% Network Traffic Load Generation (Continued)

A key was hit to enter the Interactive Command Execution mode. In that mode, a Dump command was executed and the result was displayed. After the Dump execution, a transmit command was set up again and the station was put in the Continuous mode.

### 5.14 PROGRAMMING PROMS TO RUN THE TSMS PROGRAM

Through Insite, the TSMS program and related submit files are available. Files that are on the release diskette are:

- TSMS.PLM
- IO.PLM
- INI186.PLM
- LANHIB.CSD
- SBC.CSD
- IUPHIB.CSD
- IUPSBC.CSD

'TSMS.PLM' is the original TSMS source program. 'IO.PLM' contains the IO driver needed when the TSMS program is run on the iSBC 186/51. INI186.PLM is the LANHIB initialization routine. LANHIB.CSD is the submit file that compiles, links,

and locates the TSMS program and the LANHIB initialization routine. SBC.CSD compiles, links, and locates the TSMS program and the IO driver for the iSBC 186/51. IUPHIB.CSD programs two 2764s for the LANHIB. IUPSBC.CSD programs two 2764s for the iSBC 186/51. Therefore, if the TSMS program is to be run on the LANHIB, steps required are:

1. submit LANHIB
2. submit IUPHIB

If the TSMS program is to be run on the iSBC 186/51, steps required are:

1. submit SBC
2. submit IUPSBC

Note that all these files are assumed to be on the diskette in drive 1 (or :F1:).

The iSDM 86 can be configured to work on the iSBC 186/51 using the configuration file shown in Figure 5-18. For more information about the iSDM 86, please refer to 'iSDM 86 SYSTEM DEBUG MONITOR REFERENCE MANUAL', order number 146165-001.

```

$title(iSDM 86 Configuration for the iSBC 186/51)
; *-----*
;
;   title: cl8651
;
;   Abstract:  This module configures the iSDM 86 Monitor to
;   run on the iSBC 186/51.
;
; *-----*
name      cl8651
$include(:fl:cnf86.mac)

%cpu(80186)
%iAPX_186_INIT(y,none,none,80bah,none,003ah)
%SYSTEM_CONFIGURATION_POINTER(0,none,0fff0h)
;
%TIMER(80130,0e0h,2)
%PARALLEL_PORT(8255a,0a0h,2)
%INTERRUPT_CONTROLLER(80130,0e0h,2,n)
;
%BAUD_RATE(0,0)
%SERIAL_CHANNEL(8251a,080h,2,8253,090h,2,2,8)
;
;   Definition of the Serial Channels on an 8MHz iSBC 186/51
%SERIAL_CHANNEL(8274,0d8h,2,80186,0ff00h,2,0,0dh)
%SERIAL_CHANNEL(8274,0dah,2,80186,0ff00h,2,1,0dh)
%SERIAL_CHANNEL(8274,0dah,2,80130,0e0h,2,2,34h)
;
;   Definition of the Serial Channels on a 6MHz iSBC 186/51
%SERIAL_CHANNEL(8274,0d8h,2,80186,0ff00h,2,0,0ah)
%SERIAL_CHANNEL(8274,0dah,2,80186,0ff00h,2,1,0ah)
%SERIAL_CHANNEL(8274,0dah,2,80130,0e0h,2,2,27h)
;
%OS_SUPPORT(rmx86)
%NPX_SUPPORT
%EEPROM_SUPPORT(2817)
;BOOTSTRAP_SUPPORT(manual)
%END

```


231420-26

**Figure 5-18. iSDM 86 Configuration File for 8 MHz iSBC 186/51 Note: ISCP is at 0FFF0H**

## APPENDIX A LANHIB SCHEMATIC


### 80186/82586 High Integration Board Rev. 2.0.


U1 74S32  
U2 74LS04  
U3 74LS02  
U4 74LS74  
U5 74LS74  
U6 DS1488  
U7 DS1489




0.1  $\mu$ F Capacitor on Each IC










231420-29





231420-31





Module Addr—dec

Title 'HIB Address Decode Logic

Kiyoshi Nishide Intel Corp. Dec. 4, 1984'

**"Declarations**

<b>PAL1</b>	<b>device</b>	<b>'P16L8';</b>
A0, A14, A15	pin	1, 2, 3;
A16, A17, A18	pin	4, 5, 6;
A19, BHE	pin	7, 8;
HLDA, S2	pin	9, 11;
RAMLO, RAMHI	pin	18, 17;
ROMLO, ROMHI	pin	19, 12;

Equations

$\text{!ROMHI} = \text{A15} \& \text{A16} \& \text{A17} \& \text{A18} \& \text{A19} \& \text{(HLDA \# S2)}$ ;

$\text{!ROMLO} = \text{!A15} \& \text{A16} \& \text{A17} \& \text{A18} \& \text{A19} \& \text{(HLDA \# S2)}$ ;

$\text{!RAMHI} = \text{!A14} \& \text{!A15} \& \text{!A16} \& \text{!A17} \& \text{!A18} \& \text{!A19} \& \text{!BHE} \& \text{(HLDA \# S2)}$ ;

$\text{!RAMLO} = \text{!A0} \& \text{!A14} \& \text{!A15} \& \text{!A16} \& \text{!A17} \& \text{!A18} \& \text{!A19} \& \text{(HLDA \# S2)}$ ;

End Addr—dec

# APPENDIX B TSMS PROGRAM LISTING

SERIES-III PL/M-86 V2.3 COMPILATION OF MODULE TSMS  
 OBJECT MODULE PLACED IN : f1:TSMS.OBJ  
 COMPILER INVOKED BY: PLM86.86 : f1:TSMS.PLM LARGE MOD186 OPTIMIZE(3) SET(SBC18651)

```

/*****
/*
/*      Traffic Simulator/Monitor Station Program
/*      for 186/586 High Integration Board and
/*      iSBC 186/51
/*
/*      Ver. 1.0          December 17, 1984
/*
/*      Kiyoshi Nishide   Intel Corporation
/*
*****/

/* This software can be conditionally compiled to work on the iSBC 186/51 or
on the LANHIB. If 'set(SBC18651)' is added to the compiler call statement,
this source program will be compiled for the iSBC18651. */

1      tsm:
do:
2      1      declare main label public:
/* literals */
$IF SBC18651
3      1      declare lit          literally 'literally',
true          lit '1',
false        lit '0',
forever      lit 'while 1',
ISCP%LOC%LO  lit 'OFFFOH',
ISCP%LOC%HI  lit '0',
SCB%BASE%LO  lit '0',
SCB%BASE%HI  lit '0',
CA%PORT      lit '0CBH',
BOARD%ADDRESS%BASE lit '0FOH',
INT%TYPE%5B6 lit '20H',
INT%TYPE%TIMER0 lit '30H',
INT%CTL%TIMER0 lit 'OFF32H',
INT%7        lit '27H',
PIC%MASK%130 lit '0E2H',
PIC%MASK%186 lit 'OFF28H',
ENABLE%5B6   lit '0EFH',
ENABLE%5B6%186 lit '0EEH',
PIC%EDI%130  lit '0E0H',
EDI%CMD0%130 lit '60H',
EDI%CMD4%130 lit '64H',
PIC%EDI%186  lit 'OFF22H',
EDI%CMD0%186 lit '0',
PIC%VTR%186  lit 'OFF20H',
TIMER0%CTL   lit 'OFF56H',
TIMER0%COUNT lit 'OFF50H',
MAX%COUNT%A lit 'OFF52H',
CA           lit '0',
ESI%PORT     lit '0CBH',
ND%LOOP%BACK lit '8',
LOOPBACK     lit '0',

$ELSE
declare lit          literally 'literally',
true          lit '1',
false        lit '0',
forever      lit 'while 1',
ISCP%LOC%LO  lit 'O3FFBH',
ISCP%LOC%HI  lit '0',
SCB%BASE%LO  lit '0',
SCB%BASE%HI  lit '0',
CA%PORT      lit '8000H',
BOARD%ADDRESS%BASE lit '8180H',
INT%TYPE%5B6 lit '12',
INT%CTL%TIMER0 lit '8',
INT%TYPE%TIMER0 lit 'OFF32H',
PIC%MASK%186 lit 'OFF28H',
ENABLE%5B6   lit '0EFH',
ENABLE%5B6%186 lit '0EEH',
PIC%EDI%186  lit 'OFF22H',
EDI%CMD0%186 lit '12',
EDI%CMD4%186 lit '8',
TIMER0%CTL   lit 'OFF56H',
TIMER0%COUNT lit 'OFF50H',
MAX%COUNT%A lit 'OFF52H',
CA           lit '0',
ESI%PORT     lit '8100H',
ND%LOOP%BACK lit '1',
LOOPBACK     lit '0',

$ENDIF

$IF NOT SBC18651
/* System Configuration Pointer */
declare scp structure
(
  sysbus byte,
  unused (5) byte,
  iscp%addr%io word,
  iscp%addr%hi word
)
at (OFFF6H) data (0, 0, 0, 0, 0, 0, ISCP%LOC%LO, ISCP%LOC%HI);

```



```

$ENDIF

/* Intermediate System Configuration Pointer */

4 1 declare iscp$ptr pointer,
    iscp based iscp$ptr structure
    (
        busy byte, /* set to 1 by CPU before its first CA to SB6,
                   cleared by SB6 after reading info from it */
        unused byte, /* unused */
        scb$0 word, /* offset of system control block */
        scb$b (2) word /* base of system control block */
    );

/* System Control Block */

5 1 declare scb structure
    (
        status word, /* cause(s) of interrupt, CU state, RU state */
        cmd word, /* int acks, CU cmd, RESET bit, RU cmd */
        cbl$offset word, /* offset of first command block in CBL */
        rpa$offset word, /* offset of first packet descriptor in RPA */
        crc$errs word, /* crc error encountered so far */
        aln$errs word, /* alignment errors */
        rsc$errs word, /* no resources */
        ovrn$errs word /* overrun errors */
    );

/* B2586 Action Commands */

/* NOP */

6 1 declare nop structure
    (
        status word,
        cmd word,
        link$offset word
    );

/* Individual Address Setup */

7 1 declare ia$setup structure
    (
        status word,
        cmd word,
        link$offset word,
        ia$address (6) byte
    );

/* Configure */

8 1 declare configure structure
    (
        status word,
        cmd word,
        link$offset word,
        byte$cnt byte,
        info (11) byte
    );

/* Multicast Address Setup */

9 1 declare mc$setup structure
    (
        status word,
        cmd word,
        link$offset word,
        mc$byte$count word,
        mc$address (4B) byte /* only B MC addresses are allowed */
    );

/* Transmit */

/* This transmit command is made of one transmit buffer descriptor and one
1518 bytes long buffer. */

10 1 declare transmit structure
    (
        status word,
        cmd word,
        link$offset word,
        bds$offset word,
        dest$adr (6) byte,
        type word
    );

/* Transmit Buffer Descriptor */

11 1 declare tbd structure
    (
        act$count word,
        link$offset word,
        ad0 word,
        ad1 word
    );

/* Transmit Buffer */

12 1 declare tx$buffer (1518) bytes;

/* TDR */

```

```

13 1  declare tdr structure
      (
        status word,
        cmd word,
        link$offset word,
        result word
      );

      /* Diagnose */

14 1  declare diagnose structure
      (
        status word,
        cmd word,
        link$offset word
      );

      /* Dump Status */

15 1  declare dump structure
      (
        status word,
        cmd word,
        link$offset word,
        buff$ptr word
      );

      /* Dump Area */

16 1  declare dump$area (170) byte;

      /* Frame Descriptor */

      /* Receive frame area is made of 5 RFDs, 5 RBDs, and 5 1514 bytes long
      buffers. */

17 1  declare rfd (5) structure
      (
        status word,
        e1$5 word,
        link$offset word,
        b$offset word,
        dest$adr (3) word,
        src$adr (3) word,
        type word
      );

      /* Receive Buffer Descriptor */

18 1  declare rbd (5) structure
      (
        act$count word,
        next$b$link word,
        ad0 word,
        ad1 word,
        size word
      );

      /* Receive Buffer */

19 1  declare rbuf (5) structure
      (buffer (1514) byte);

      /* global variables */

20 1  declare status word,          /* UART status */
      actual word,                /* actual number of chars UART transferred */
      c$buf (80) byte,            /* buffer for a line of chars */
      d$hex byte,                 /* number base switch */
      ch byte at (@c$buf),
      char$count byte,
      receive$count dword,        /* counter for received frames */
      count dword,               /* counter for transmitted frames */
      preamble word,             /* preamble length in word */
      address$length byte,       /* address length in byte */
      ad$loc byte,               /* address location control of B2586 */
      crc byte,                  /* crc length */
      goback byte,               /* if set, go back to Continuous Mode */
      reset byte,                /* reset flag */
      delay word,                /* delay count for transmission delay */
      cur$c$offset word,         /* offset of current command block */
      current$frame byte,        /* offset of frame descriptor just used */
      no$transmission byte,
      stop$count dword,          /* transmit terminal frame count */
      stop byte,
      mc$count byte,
      z byte,
      y byte;

      /* external procedures */

21 1  read: procedure (a, b, c, d, e) external;
22 2  declare (a, c) word,
      (b, d, e) pointer;
23 2  end read;

24 1  write: procedure (a, b, c, d) external;
25 2  declare (a, c) word,
      (b, d) pointer;
26 2  end write;

27 1  csts: procedure byte external;

```

```

28 2   end csts;

      /* utility procedures */
29 1   offset: procedure (ptr) word;
      /* This procedure takes a pointer variable (selector:offset), calculates an
      absolute address, subtracts the B25B6 SCB offset from the absolute address,
      and then returns the result as an offset value for the B25B6. */
30 2   declare (ptr, ptr%loc) pointer,
      base5B6 dword,
      w based ptr%loc (2) word;
31 2   ptr%loc = @ptr;
      /* B25B6 SCB Base Address (20-bit wide in this 1B6 based system) */
32 2   base5B6 = (shl(double (iscp.scb%b(1)), 16) and 000F0000H) + iscp.scb%b(0);
33 2   return low((shl(double (w(1)), 4) + w(0)) - base5B6);
34 2   end offset;

35 1   writeln: procedure (a, b, c, d);
      /* This procedure writes a line and put a CR/LF at the end. */
36 2   declare (a, c) word,
      (b, d) pointer;
37 2   call write(a, b, c, d);
38 2   call write(0, @(ODH, OAH), 2, @status);
39 2   end writeln;

40 1   cr%lf: procedure;
      /* This procedure writes a CR/LF. */
41 2   call write (0, @(ODH, OAH), 2, @status);
42 2   end cr%lf;

43 1   pause: procedure;
      /* This procedure breaks a program flow, and waits for a char to be typed. */
44 2   call write(0, @(ODH, OAH, 'Hit <CR> to continue'), 23, @status);
45 2   call read(1, @c%buf, 80, @actual, @status);
46 2   call cr%lf;
47 2   end pause;

48 1   skip: procedure byte;
      /* This procedure skips all leading blank characters and returns the first
      non-blank character. */
49 2   declare i byte;
50 2   i = 0;
51 2   do while (c%buf(i) = ' ');
52 3   i = i + 1;
53 3   end;
54 2   return i;
55 2   end skip;

56 1   read%char: procedure byte;
      /* This procedure reads a line and returns ther first non-blank character. */
57 2   declare i word;
58 2   call read(1, @c%buf, 80, @actual, @status);
59 2   i = skip;
60 2   .return(c%buf(i));
61 2   end read%char;

62 1   read%bit: procedure byte;
      /* This procedure reads a bit and returns the value. */
63 2   declare b byte;
64 2   do forever;
65 3   b = read%char;
66 3   if b = '1' then return 1;
68 3   else
69 3   if b = '0' then return 0;
70 3   else
      call write(0, @(' Enter a 0 or 1 ==> '), 20, @status);
71 3   end;
72 2   end read%bit;

73 1   yes: procedure byte;
      /* This procedure reads a character and determines if it is a Y(y) or N(n). */

```

```

74 2   declare b byte;
75 2       do forever;
76 3           b = read$char;
77 3           if (b = 'Y') or (b = 'y') then return true;
79 3           else
80 3               if (b = 'N') or (b = 'n') then return false;
81 3           else
82 3               call write(0, @('ODH, OAH, ' Enter a Y or N ==> '), 22, @status);
83 2       end;

84 2   end yes;

84 1   char$to$int: procedure (c) byte;
/* This procedure converts a byte of ASCII integer to an integer. */
85 2   declare c byte;
86 2       if ('0' <= c) and (c <= '9') then return (c - 30H);
88 2       else
89 2           if ('A' <= c) and (c <= 'F') then return (c - 37H);
90 2           else
91 2               if ('a' <= c) and (c <= 'f') then return (c - 57H);
92 2           else return 0FFH;
93 2       end char$to$int;

94 1   int$to$ascii: procedure (value, base, ld, bufadr, width);
/* This procedure converts an integer < 0FFFFFFFH to an array of ASCII
codes.
Input variables are: value = integer to be converted,
base = number base to be used for conversion,
ld = leading character to be filled in,
bufadr = buffer address of the array,
width = size of array. */
95 2   declare value dword,
bufadr pointer,
(i, j, base, ld, width) byte,
chars based bufadr (1) byte;

96 2       do i = 1 to width;
97 3           j = value mod base;
98 3           if j < 10 then chars (width - i) = j + 30H;
100 3           else chars (width - i) = j + 37H;
101 3           value = value / base;
102 3       end;
103 2       i = 0;
104 2       do while chars (i) = '0' and i < width - 1;
105 3           chars (i) = ld;
106 3           i = i + 1;
107 3       end;
108 2       char$count = width - i;

109 2   end int$to$ascii;

110 1   out$word: procedure (w$ptr, distance);
/* An integer at (selector of w$ptr): (offset of w$ptr + distance) is printed
as a 4 digit hexadecimal number. */
111 2   declare chars(4) byte,
w$ptr pointer,
distance byte,
w based w$ptr (1) word;

112 2       call int$to$ascii(w(distance), 16, '0', @chars(0), 4);
113 2       call write(0, @chars(0), 4, @status);
114 2   end out$word;

115 1   write$int: procedure (dw, t);
/* An integer (dw) is printed in hexadecimal (t = 1) or in decimal (t = 0). */
116 2   declare dw dword,
chars (10) byte,
t byte;

117 2       if t then
118 2           do;
119 3               call int$to$ascii(dw, 16, 0, @chars(0), 8);
120 3               call write(0, @chars(8-char$count), char$count, @status);
121 3           end;
122 2       else
123 2           do;
124 3               call int$to$ascii(dw, 10, 0, @chars(0), 10);
125 3               call write(0, @chars(10-char$count), char$count, @status);
126 3           end;
126 2   end write$int;

127 1   out$dec$hex: procedure (dw);
/* This procedure prints an integer in decimal and hexadecimal. */
128 2   declare dw dword;

129 2       call write$int(dw, 0);
130 2       call write(0, @(' '), 2, @status);
131 2       call write$int(dw, 1);
132 2       call write(0, @('H'), 2, @status);

```

```

133 2     end out#dec#hex;

134 1     write#offset: procedure(w#ptr);
        /* This procedure takes a pointer variable, converts it to a 82586 type offset,
        and prints it in hexadecimal. */

135 2     declare w#ptr pointer,
        w word;

136 2         call write(0, @(' at '), 4, @status);
137 2         w = offset(w#ptr);
138 2         call out#word(@w, 0);
139 2         call write(0, @(' '), 2, @status);

140 2     end write#offset;

141 1     write#address: procedure(ptr);
        /* This procedure takes a pointer variable and prints it in the
        'selector:offset' format. */

142 2     declare (ptr, ptr#loc) pointer,
        w based ptr#loc (2) word;

143 2         ptr#loc = @ptr;
144 2         call out#word(@w(1), 0);
145 2         call write(0, @(':',), 1, @status);
146 2         call out#word(@w(0), 0);
147 2         call write(0, @(' '), 1, @status);

148 2     end write#address;

149 1     print#uds: procedure(w#ptr, no#words);
        /* This procedure prints no#words number of words starting at w#ptr. */

150 2     declare w#ptr pointer,
        (1, no#words) byte;

151 2         if no#words <> 0 then
152 2             do;
153 3                 call cr#lf;
154 3                 do i = 0 to no#words - 1;
155 4                     call out#word(w#ptr, 1);
156 4                     if i = 0 then
157 4                         call write#offset(w#ptr);
158 4                     call cr#lf;
159 4                 end;
160 3             end;

161 2     end print#uds;

162 1     print#str: procedure(str#ptr, len);
        /* This procedure prints len number of bytes starting at str#ptr. */

163 2     declare (len, i) byte,
        chars (2) byte,
        str#ptr pointer,
        str based str#ptr (1) byte;

164 2         if len <> 0 then
165 2             do i = 0 to (len - 1);
166 3                 call int#to#ascii(str(i), 16, '0', @chars(0), 2);
167 3                 call write(0, @chars(0), 2, @status);
168 3                 call write(0, @(' '), 2, @status);
169 3             end;
170 2             call cr#lf;

171 2     end print#str;

172 1     print#buff: procedure(ptr, cnt);
        /* This procedure prints cnt number of buffer contents starting at ptr. */

173 2     declare ptr pointer,
        bt based ptr (1) byte,
        (i, j) byte,
        cnt word;

174 2         if cnt > 16 then
175 2             do;
176 3                 i = shr(cnt, 4) - 1;
177 3                 do j = 0 to i;
178 4                     call write#address(@bt(16*j));
179 4                     call print#str(@bt(16*j), 16);
180 4                     if (j = 20) or (j = 40) or (j = 60) or (j = 80) then
181 4                         call pause;
182 4                     end;
183 3                 i = i + 1;
184 3                 if cnt-16*i <> 0 then call write#address(@bt(16*i));
185 3                 call print#str(@bt(16*i), cnt-16*i);
186 3             end;
187 2         else
188 2             do;
189 3                 call write#address(@bt(0));
190 3                 call print#str(@bt(0), cnt);
191 3             end;

192 2     end print#buff;

```

```

193 1  read$int: procedure (limit) dword;
      /* This procedure reads integer characters and forms an integer. If the
      integer is bigger than 'limit' or an overflow error is encountered, then
      an error message is printed. */
194 2  declare (wd, wh, limit) dword,
      (i, j, k, done, hex, dover, hover) byte;
195 2      do forever;
196 3          call read(1, c$buf, 80, @actual, @status);
197 3          i, k = skip;
198 3          hex, done, dover, hover = false;
199 3          wd, wh = 0;
200 3          j = char$to$int(c$buf(i));
201 3          do while j <= 15;
202 4              if j > 9 then hex = true;
204 4              if not hover then
205 4                  if wd > 429496729 then dover = true;
207 4                  else if (wd = 429496729) and (j > 5) then dover = true;
209 4                  wd = wd*10 + j;
210 4                  if not hover then if wh > 0FFFFFFFH then hover = true;
213 4                  wh = wh*16 + j;
214 4                  i = i + 1;
215 4                  j = char$to$int(c$buf(i));
216 4          end;
217 3          if ((c$buf(i) <> 'H') and (c$buf(i) <> 'h') and (c$buf(i) <> ODH) and
      (c$buf(i) <> OAH) and (c$buf(i) <> ' ')) or (i = k) then
218 3              call writeln(0, @ODH, OAH, ' Illegal character'), 20, @status);
219 3          else
220 4              do;
222 4                  if (c$buf(i) = 'H') or (c$buf(i) = 'h') then hex = true;
223 4                  if hex then
224 5                      if not hover and (wh <= limit) then return wh;
226 5                  end;
227 4                  else
228 4                      if not dover and (wd <= limit) then return wd;
229 4                      call writeln(0, @ODH, OAH, ' The number is too big. '), 25, @status);
230 4                      call write(0, @(' It has to be less than or equal to '), 36, @status);
231 4                      call out$dec$hex(limit);
232 4                      call writeln(0, @(' '), 1, @status);
233 4                  end;
234 3                  call write(0, @(' Enter a number ==> '), 20, @status);
235 3          end;
236 2  end read$int;
237 1  put$address: procedure(where);
      /* This procedure puts an address typed in hexadecimal to the specified
      location 'where'. */
238 2  declare where pointer,
      (i, j, m, err) byte,
      addr based where (1) byte;
239 2      do forever;
240 3          err = false;
241 3          call read(1, c$buf, 80, @actual, @status);
242 3          i = skip;
243 3          m = address$length;
244 3          do while (m <> 0) and not err;
245 4              j = char$to$int(c$buf(i));
246 4              if j = OFFH then err = true;
248 4              else
249 5                  do;
250 5                      addr(m-1) = shl(j, 4);
251 5                      j = char$to$int(c$buf(i+1));
253 5                      if j = OFFH then err = true;
254 5                      else addr(m-1) = addr(m-1) or j;
255 5                  end;
256 4                  i = i + 2;
257 4                  m = m - 1;
258 3          end;
259 3          if not err then
260 4              do;
261 4                  m = c$buf(i);
262 4                  if (m = ODH) or (m = OAH) or (m = 'h') or (m = 'H') or (m = ' ')
263 4                      then return;
264 3              end;
265 3              call writeln(0, @ODH, OAH, ' Illegal character'), 20, @status);
266 3              call write(0, @(' Enter an address in Hex ==> '), 29, @status);
267 2          end put$address;
268 1  percent: procedure;
      /* This procedure calculates and prints a network percent load generated
      by this station. The equation used in this procedure was obtained
      from actual measurements. */
269 2  declare i word,
      (j, k) dword,
      pcent (3) byte;
270 2          j = (tbd.act$count and OFFFH)*8;
271 2          if not add$loc then k = (2*address$length + 2 + crc + preamble)*8;
273 2          else k = (crc + preamble)*8;
274 2          if delay <> 0 then

```

§IF NOT SBC18651

```

        i = low((1000*(j + k))/(1805 + k + 5*double(delay) + j));
$ELSE
275 2     i = low((1000*(j + k))/(2021 + k + 5*double(delay) + j));
$ENDIF
276 2     else
$IF NOT SBC18651
        i = low((1000*(j + k))/(1810 + k + j));
$ELSE
        i = low((1000*(j + k))/(2026 + k + j));
$ENDIF
277 2     call intsto$ascii(i, 10, 0, @pcent(0), 3);
278 2     call write(0, @pcent(0), 2, @status);
279 2     call write(0, @(' '), 1, @status);
280 2     call write(0, @pcent(2), 1, @status);
281 2     call writeln(0, @(' %'), 2, @status);
282 2     end percent;
283 1     print$network$addr: procedure (ptr);
        /* This station's address is printed with its least significant bit
        in the most right position. */
284 2     declare ptr pointer,
        addr based ptr (1) byte,
        char (6) byte,
        i byte;
285 2     do i = 1 to address$length;
286 3         char(i-1) = addr(address$length-i);
287 3     end;
288 2     call print$str(@char(0), address$length);
289 2     end print$network$addr;
290 1     print$parameters: procedure;
        /* This procedure prints transmission parameters. */
291 2     declare w dword,
        stgs (6) byte;
292 2     call write(0, @(' Destination Address: '), 22, @status);
293 2     if not add$loc then
294 2         call print$network$addr(@transmit.dest$adr(0));
295 2     else
        call print$network$addr(@tx$buffer(0));
296 2     if not add$loc then
297 2         w = (tbd.act$count and 3FFFh) + address$length * 2 + 2 + crci;
298 2     else w = (tbd.act$count and 3FFFh) + crci;
299 2         call write(0, @(' Frame Length: '), 15, @status);
300 2         call write$int(w, 0);
301 2         call writeln(0, @(' bytes'), 6, @status);
302 2         call write(0, @(' Time Interval between Transmit Frames: '), 40, @status);
303 2         if delay <> 0 then
304 2             do;
$IF NOT SBC18651
                w = 1810 + (double(delay) - 1) * 5;
$ELSE
305 3         w = 2026 + (double(delay) - 1) * 5;
$ENDIF
306 3         call intsto$ascii(w, 10, 0, @stgs, 6);
307 3         if w >= 10000 then
308 3             do;
309 4                 call write(0, @stgs(0), 2, @status);
310 4                 call write(0, @(' '), 1, @status);
311 4                 call write(0, @stgs(2), 2, @status);
312 4                 call writeln(0, @(' milliseconds'), 12, @status);
313 4             end;
314 3             else
315 4                 do;
316 4                     call write(0, @stgs(0), 5, @status);
317 4                     call write(0, @(' '), 1, @status);
318 4                     call write(0, @stgs(5), 1, @status);
319 4                     call writeln(0, @(' microseconds'), 13, @status);
320 3                 end;
321 2             else
$IF NOT SBC18651
                call writeln(0, @(' 159.4 microseconds'), 19, @status);
$ELSE
                call writeln(0, @(' 172.8 microseconds'), 19, @status);
$ENDIF
322 2         call write(0, @(' Network Percent Load generated by this station: '), 49,
        @status);

```

```

323 2      call percent;
324 2      call write(O, @(' Transmit Frame Terminal Count: '), 32, @status);
325 2      if stop then call write$int(stop$count, dhex);
327 2      else call write(O, @('Not Defined'), 11, @status);
328 2      call cr$lf;

329 2  end print$parameters;

330 1  print$scb: procedure;
      /* prints the SCB */

331 2      call writeln(O, @(ODH, OAH, '*** System Control Block ***'), 30, @status);
332 2      call print$uds(@scb.status, 8);

333 2  end print$scb;

334 1  wait$scb: procedure;
      /* This procedure provides a wait loop for the SCB command word to
      become cleared. */

335 2  declare i word;

336 2      i = 0;
337 2      do while (scb.cmd <> 0) and (i < 8000H);
338 3          i = i + 1;
339 3      end;
340 2      if scb.cmd <> 0 then
341 2          do;
342 3              call write(O, @(ODH, OAH, ' Wait Time = '), 15, @status);
343 3              call write$int(i, 0);
344 3              call cr$lf;
345 3          end;

346 2  end wait$scb;

347 1  start$timer0: procedure;
      /* 80186 timer0 is started. */
      output(TIMER0$CTL) = 0E000H;

348 2  end start$timer0;

349 2  end start$timer0;

350 1  isr: procedure interrupt INT$TYPE$586 reentrant;
      /* interrupt service routine for 82586 interrupt */

351 2  declare i byte;
      /* Enable 82586 Interrupt */

      $IF SBC18651
352 2      output (PIC$EOI$130) = EOI$CMDO$130;
353 2      enable;

      $ELSE
      output (PIC$EOI$186) = EOI$CMDO$186;
      enable;

      $ENDIF

      /* Frame Received Interrupt has the highest priority */

354 2      if (scb.status and 4000H) = 4000H then
355 2          do;
356 3              disable;
357 3              scb.cmd = 4000H;
358 3              output(CA$PORT) = CA;
359 3              call wait$scb;
360 3              if rfd(current$frame).status = 0A000H then
361 3                  do;
362 4                      receive$count = receive$count + 1;
363 4                      current$frame = current$frame + 1;
364 4                      if current$frame = 5 then current$frame = 0;
365 4                  end;
366 4              return;
367 3          end;
368 3

369 2      if (scb.status and 2000H) = 2000H then
370 2          do;
371 3              disable;
372 3              scb.cmd = 2000H;
373 3              output(CA$PORT) = CA;
374 3              call wait$scb;
375 3              enable;
376 3              if (transmit.status and 0A000H) = 0A000H then
377 3                  do;
378 4                      count = count + 1;
379 4                      if (stop and (count = stop$count)) then return;
380 4                      else
381 4                          do;
382 5                              transmit.status = 0;
383 5                              if delay = 0 then
384 5                                  do;
385 6                                      disable;
386 6                                      scb.cmd = 0100H;
387 6                                      output(CA$PORT) = CA;
388 6                                      call wait$scb;

```



```

389 6         return;
390 6         end;
391 5         else
392 6         do;
393 6             call start$timer0;
394 6             return;
395 5         end;
396 4     end;
397 3     if (transmit.status and 0020H) = 0020H then
398 3     do;
399 4         transmit.status = 0;
400 4         disable;
401 4         scb.cmd = 0100H;
402 4         output (CA$PORT) = CA;
403 4         call wait$scb;
404 4         return;
405 4     end;
406 3     if (transmit.status and 0400H) = 0400H then
407 3     do;
408 4         call write(0, @(ODH, ' No Carrier Sense!', ODH), 20, @status);
409 4         transmit.status = 0;
410 4         disable;
411 4         scb.cmd = 0100H;
412 4         output (CA$PORT) = CA;
413 4         call wait$scb;
414 4         return;
415 4     end;
416 3     if (transmit.status and 0200H) = 0200H then
417 3     do;
418 4         call write(0, @(ODH, ' Lost Clear to Send!', ODH), 22, @status);
419 4         transmit.status = 0;
420 4         disable;
421 4         scb.cmd = 0100H;
422 4         output (CA$PORT) = CA;
423 4         call wait$scb;
424 4         return;
425 4     end;
426 3     if (transmit.status and 0100H) = 0100H then
427 3     do;
428 4         call write(0, @(ODH, ' DMA Underrun!', ODH), 16, @status);
429 4         transmit.status = 0;
430 4         disable;
431 4         scb.cmd = 0100H;
432 4         output (CA$PORT) = CA;
433 4         call wait$scb;
434 4         return;
435 4     end;
436 3     end;
437 2     if (scb.status and 8000H) = 8000H then
438 2     do;
439 3         disable;
440 3         scb.cmd = 8000H;
441 3         output (CA$PORT) = CA;
442 3         call wait$scb;
443 3     end;
444 2     if (scb.status and 1000H) = 1000H then
445 2     do;
446 3         disable;
447 3         scb.cmd = 1000H;
448 3         output (CA$PORT) = CA;
449 3         call wait$scb;
450 3         call write(0, @(ODH, ' Receive Unit became not ready.', ODH), 33,
451 3             @status);
452 2     end;
453 2     if reset then
454 3     do;
455 4         if iscp.busy then
456 4         do;
457 5             call writeln(0, @(ODH, OAH, ' Reset failed.',), 16, @status);
458 5             disable;
459 5             scb.cmd = 00B0H;
460 5             output (CA$PORT) = CA;
461 5             call wait$scb;
462 5             output (CA$PORT) = CA;
463 5             call writeln(0, @(' Software Reset Executed!',), 25, @status);
464 4         end;
465 4         else reset = false;
466 3     end;
467 2     end isr;

467 1     tx$ISR: procedure interrupt INT$TYPE$TIMER0;
/* interrupt service routine for 80186 timer interrupt*/

468 2         scb.cmd = 0100H;
469 2         output(CA$PORT) = CA;
470 2         call wait$scb;

*IF SBC18651
471 2         output(PIC$EOI$130) = EOI$CMD4$130;
472 2         enable;
473 2         output(PIC$EOI$186) = EOI$CMD0$186;

*ELSE
         output(PIC$EOI$186) = EOI$CMD4$186;

*ENDIF

474 2     end tx$ISR;
*IF SBC18651

```

```

475 1   isr#7: procedure interrupt INT#7;
      /* The B0130 generates an interrupt 7 if the original interrupt is not
      active any more when the first interrupt acknowledge is received. */
476 2       call write(O, @(ODH, 'Interrupt 7', ODH), 13, @status);
477 2   end isr#7;
      %ENDIF

478 1   read#byte: procedure (k) byte;
479 2   declare k word;
      call write(O, @(ODH, OAH, ' Enter byte '), 14, @status);
481 2       call out$dec$hex(k);
482 2       call write(O, @(' ==> '), 5, @status);
483 2       return read$int(OFFFH);
484 2   end read#byte;

485 1   init#1B6#timer0: procedure;
      /* This procedure initializes the B01B6 timer 0. */
486 2   declare i byte;
      %IF SBC1B651
487 2       output(INT$CTL$TIMER0) = B;
488 2       call write(O, @(ODH, OAH, ' Enter a delay count ==> '), 27, @status);
489 2       delay = read$int(OFFFFH);
490 2       if (delay < 100) and (delay <> 0) then
491 2           do;
492 2               call cr$lf;
493 2               call loop$char(35, '*');
494 2               call write(O, @(' WARNING '), 9, @status);
495 2               call loop$char(35, '*');
496 2               call writeln(O, @(ODH, OAH, 'A delay count between 0 and 100 may be very
497 2                   'dangerous when this station starts'), 80, @status);
498 2               call writeln(O, @('to receive many frames separated only by the
499 2                   'IFS period (9.6 microseconds)'), 75, @status);
500 2               call writeln(O, @('If this station never receives a frame, then
501 2                   'ignore this warning.'), 65, @status);
502 2               call loop$char(79, '*');
503 2           end;
504 2           output(MAX$COUNT#A) = delay;
505 2           call cr$lf;
506 2           output(PIC#MASK#1B6) = 3EH;
      %ELSE
507 2       output(INT$CTL$TIMER0) = OCH;
508 2       call write(O, @(ODH, OAH, ' Enter a delay count ==> '), 27, @status);
509 2       delay = read$int(OFFFFH);
510 2       output(MAX$COUNT#A) = delay;
511 2       call cr$lf;
512 2       output(PIC#MASK#1B6) = ENABLE#5B6#1B6;
      %ENDIF

513 2   end init#1B6#timer0;

514 1   setup#ia#parameters: procedure;
515 2   declare i byte;
516 2       call write(O, @(ODH, OAH, ' Configure the 5B6 with the prewired
517 2           ' board address ==> '), 57, @status);
518 2       if yes then
519 2           do i = 0 to address$length - 1;
520 2               ia$setup.ia$address(i) = input(BOARD$ADDRESS#BASE + 10 - 2 * i);
521 2           end;
522 2       else
523 2           do;
524 2               call write(O, @(ODH, OAH, ' Enter this station's address',
525 2                   ' in Hex ==> '), 43, @status);
526 2               call put$address(@ia$setup.ia$address(0));
527 2           end;
528 2   end setup#ia#parameters;

529 1   setup#mc#parameters: procedure;
530 2   declare (j, k, done) byte;
531 2       j = 0;
532 2       call writeln(O, @(ODH, OAH, ' You can enter up to 8 Multicast Addresses.'),
533 2           45, @status);
534 2       done = false;
535 2       call write(O, @(' Would you like to enter a Multicast Address?',
536 2           '(Y or N) ==> '), 39, @status);
537 2       do while not done;
538 2           if yes then
539 2               do;
540 2                   k = j * address$length;
541 2                   j = j + 1;
542 2                   call cr$lf;
543 2                   if j = 9 then
544 2                       do;
545 2                           call write(O, @(' You already entered 8 Multicast addresses.'),
546 2                               43, @status);
547 2                           done = true;
548 2                       end;
549 2                   else
550 2                       do;
551 2                           call write(O, @(' Enter Multicast Address #',
552 2                               j, ' ==> '), 39, @status);
553 2                           call put$address(@ia$setup.ia$address(k));
554 2                           j = j + 1;
555 2                       end;

```

```

536 5      call write(0, @( ' Enter a Multicast Address ==> '), 31, @status);
537 5      call put#address(@mc#setup.mc#address(k));
538 5      call write(0, @(ODH, OAH, ' More Multicast Addresses?',
                    ' (Y or N) ==> '), 42, @status);

539 5      end;
540 4
541 3      else done = true;
542 3      end;
543 2      if j = 9 then j = j - 1;
544 2      mc#count = address#length * j;
545 2      mc#setup.mc#byte#count = mc#count;
546 2      call write(0, @(ODH, OAH, ' You entered '), 15, @status);
547 2      call write#int(j, 0);
548 2      call writeln(0, @( ' Multicast Address(es). '), 23, @status);
549 2
550 2      end setup#mc#parameters;

551 1      setup#configure#parameters: procedure;
552 2      declare (k, j) byte;

553 2      configure.byte#cnt = 11;
554 2      configure.info(0) = 8;
555 2      configure.info(1) = 0;
556 2      configure.info(2) = 26H;
557 2      configure.info(3) = 0;
558 2      configure.info(4) = 96;
559 2      configure.info(5) = 0;
560 2      configure.info(6) = 0F2H;
561 2      configure.info(7) = 0;
562 2      configure.info(8) = 0;
563 2      configure.info(9) = 64;
564 2      j = 0;
565 2      call write(0, @(ODH, OAH, ' Configure command is set up for default',
                    ' values.', ODH, OAH, ' Do you want to change any bytes?',
                    ' (Y or N) ==> '), 99, @status);

566 2      do while yes;
567 3      do while j = 0;
568 4          call write(0, @(ODH, OAH, ' Enter byte number (1 - 11) ==> '), 34,
                    @status);
569 4          j = read#int(11);
570 4          if j = 0 then
571 4              call write(0, @(ODH, OAH, ' Illegal byte number'), 22, @status);
572 4          end;
573 3          if j = 1 then configure.byte#cnt = read#byte(j);
574 3          else configure.info(j - 2) = read#byte(j);
575 3          j = 0;
576 3          call write(0, @(ODH, OAH, ' Any more bytes? (Y or N) ==> '), 32,
                    @status);
577 3      end;

578 3      preamble = shl(1, shr((configure.info(2) and 30H), 4)+1);
579 2      address#length = configure.info(2) and 07H;
580 2      if address#length = 7 then address#length = 0;
581 2      ad#loc = shr((configure.info(2) and 08H), 3);
582 2      if shr((configure.info(7) and 20H), 5) then crc = 2; else crc = 4;
583 2      if shr((configure.info(7) and 10H), 4) then crc = 0;

584 2
585 2      end setup#configure#parameters;
586 2
587 2      setup#tx#parameters: procedure;
588 1      declare (size, i) word;

589 2      do forever;
590 3      no#transmission = false;
591 3      transmit.bd#offset = offset (@tbd.act#count);
592 3      if not ad#loc then
593 3          do;
594 4              call write(0, @(ODH, OAH,
595 4                  ' Enter a destination address in Hex ==> '), 42, @status);
596 4              call put#address(@transmit.dest#adr(0));
597 4          end;
598 3      else call writeln(0, @( ' B2586 is configured to pick up DA, IA,
599 3          ' and TYPE from TX buffer. '), 64, @status);
600 3
601 3      call cr#lf;
602 3      if not ad#loc then
603 3          do;
604 4              call write(0, @(ODH, OAH, ' Enter TYPE ==> '), 18, @status);
605 4              transmit.type = read#int(0FFFFH);
606 4          end;
607 3      call writeln(0, @(ODH, OAH, ' How many bytes of transmit data?'), 35,
                    @status);
608 3      call write(0, @( ' Enter a number ==> '), 20, @status);
609 3      size = read#int(1518);
610 3      tbd.act#count = size or 8000H;
611 3      if size <> 0 then
612 3          do;
613 4              tbd.link#offset = 0FFFFH;
614 4              tbd.ad0 = offset (@tx#buffer(0));
615 4              tbd.ad1 = 0;
616 4              do i = 0 to 1517;
617 5                  tx#buffer(i) = 1;
618 5              end;
619 4              call writeln(0,
                    @(ODH, OAH, ' Transmit Data is continuous numbers (0, 1, 2, 3,
                    ' ...)'), 57, @status);
620 4              call write(0, @( ' Change any data bytes? (Y or N) ==> '), 37,
                    @status);
621 4              do while yes;
622 5                  call write(0, @(ODH, OAH, ' Enter a byte number ==> '),
                    27, @status);
623 5                  i = read#int(size);
624 5                  call write(0, @(ODH, OAH, ' Byte '), 8, @status);
625 5                  call out#dec#hex(i);
626 5                  call write(0, @( ' currently contains '), 20, @status);
627 5                  call out#dec#hex(tx#buffer(i));
628 5                  call write(0, @( ' '), 1, @status);
629 5                  tx#buffer(i) = read#byte(i);
630 5                  call write(0, @(ODH, OAH, ' Any more bytes? (Y or N) ==> '),
                    32, @status);

```

```

631 5         end;
632 4     end;
633 3     else
634 3         transmit.bd%offset = OFFFFH;
635 3         call cr%lf;
636 3         call init%18%timer%0;
637 3         call write(0, @(ODH, OAH, ' Setup a transmit terminal count?',
638 3             ' (Y or N) ==> '), 49, @status);
639 3         if yes then
640 4             do;
641 4                 stop = true;
642 4                 call write(0, @(ODH, OAH, ' Enter a transmit',
643 4                     ' terminal count ==> '), 39, @status);
644 4                 stop%count = read%int(OFFFFFFFFFH);
645 4             end;
646 3         else stop = false;
647 3         call cr%lf;
648 3         call print%parameters;
649 3         call write(0, @(ODH, OAH, ' Good enough? (Y or N) ==> '), 29,
650 3             @status);
651 3         if yes then return;
652 3     end;
653 2     end setup%tx%parameters;

654 1     loop%char: procedure (i, j);
655 2     declare (i, j, k) byte;
656 2
657 2     do k = 1 to i;
658 3         call write(0, @j, i, @status);
659 3     end;
660 2     end loop%char;

661 1     init: procedure;
662 2     declare i byte;
663 2
664 2     call cr%lf;
665 2     call loop%char(13, OAH);
666 2     call loop%char(15, ' ');
667 2     call writeln(0, @(TRAFFIC SIMULATOR AND MONITOR',
668 2         ' STATION PROGRAM '), 46, @status);
669 2     call loop%char(7, OAH);
670 2     call writeln(0, @(ODH, OAH, ' Initialization begun'), 23, @status);
671 2     call cr%lf;
672 2     reset = true;
673 2     cur%scb%offset = OFFFFH;
674 2     output(ESI%PORT) = NO%LOOPBACK;
675 2     output(ESI%PORT) = LOOPBACK;
676 2     dhex = false;
677 2
678 2     /* set up interrupt logic */
679 2     call set%interrupt(INT%TYPE%5B6, isr);
680 2     call set%interrupt(INT%TYPE%TIMER0, tx%isr);

681 2     %IF SBC%18651
682 2     call set%interrupt(INT%7, isr7);
683 2     output(PIC%MASK%130) = ENABLE%5B6%186;
684 2     output(PIC%EDI%130) = EDI%CMD0%130;
685 2     output(PIC%EDI%130) = EDI%CMD4%130;
686 2     output(PIC%EDI%186) = EDI%CMD0%186;
687 2     output(PIC%VTR%186) = 30H;
688 2
689 2     %ELSE
690 2     output(PIC%EDI%186) = EDI%CMD0%186;
691 2     output(PIC%EDI%186) = EDI%CMD4%186;
692 2     output(PIC%MASK%186) = ENABLE%5B6;
693 2
694 2     %ENDIF

695 2     /* locate iscp */
696 2     iscp%ptr = ISCP%LOC%LO;
697 2
698 2     /* set up fields in ISCP */
699 2
700 2     iscp.busy = 1;
701 2     iscp.scb%b(0) = SCB%BASE%LO;
702 2     iscp.scb%b(1) = SCB%BASE%HI;
703 2     iscp.scb%o = offset (@scb.status);
704 2
705 2     /* set up SCB */
706 2
707 2     scb.status = 0;
708 2     scb.cb1%offset = offset (@diagnose.status);
709 2     scb.rpa%offset = offset (@r%fd(0).status);
710 2     scb.crc%errs = 0;
711 2     scb.aln%errs = 0;
712 2     scb.rsc%errs = 0;
713 2     scb.ovrn%errs = 0;
714 2
715 2     /* set up Diagnose command */
716 2
717 2     diagnose.status = 0;
718 2     diagnose.cmd = 7;
719 2     diagnose.link%offset = offset (@configure.status);
720 2
721 2     /* set up CONFIGURE command */
722 2
723 2     configure.status = 0;
724 2     configure.cmd = 2;
725 2     configure.link%offset = offset (@ia%setup.status);

```

```

699 2      call setup$configure$parameters;

          /* set up IA command */

700 2      ia$setup.status = 0;
701 2      ia$setup.cmd = 1;
702 2      ia$setup.link$offset = offset (@mc$setup.status);
703 2      call setup$ia$parameters;
          /* set up MC command */

704 2      mc$setup.status = 0;
705 2      mc$setup.cmd = 8003H;
706 2      mc$setup.link$offset = OFFFFFH;
707 2      call setup$mc$parameters;

          /* set up one transmit cb linked to itself */

708 2      transmit.status = 0;
709 2      call writeln(O, @(ODH, OAH, ' Would you lite to transmit?'), 30, @status);
710 2      call write(O, @(' Enter a Y or N ==> '), 20, @status);
711 2      if yes then
712 2      do;
713 3          transmit.cmd = 8004H;
714 3          transmit.link$offset = OFFFFFH;
715 3          transmit.bd$offset = offset (@tbd.act$count);
716 3          call setup$tx$parameters;
717 3      end;
718 2      else no$transmission = true;

          /* initialize receive packet area */

719 2      do i = 0 to 3;
720 3          rfd(i).status = 0;
721 3          rfd(i).el$s = 0;
722 3          rfd(i).link$offset = offset (@rfd(i+1).status);
723 3          rfd(i).bd$offset = OFFFFFH;
724 3          rbd(i).act$count = 0;
725 3          rbd(i).next$bd$link = offset (@rbd(i+1).act$count);
726 3          rbd(i).ad0 = offset (@rbuf(i).buffer(O));
727 3          rbd(i).ad1 = 0;
728 3          rbd(i).size = 1500;
729 3      end;
730 2          rfd(0).bd$offset = offset (@rbd(0).act$count);
731 2          rfd(4).status = 0;
732 2          rfd(4).el$s = 0;
733 2          rfd(4).link$offset = offset (@rfd(0).status);
734 2          rfd(4).bd$offset = OFFFFFH;
735 2          rbd(4).act$count = 0;
736 2          rbd(4).next$bd$link = offset (@rbd(0).act$count);
737 2          rbd(4).ad0 = offset (@rbuf(4).buffer(O));
738 2          rbd(4).ad1 = 0;
739 2          rbd(4).size = 1500;

          /* initialize counters */

740 2      count = 0;
741 2      receive$count = 0;
742 2      current$frame = 0;

          /* issue the first CA */
743 2      output(CA$PORT) = CA;

744 2      end init;

745 1      print$help: procedure;
746 2          call writeln(O, @(ODH, OAH, ' Commands are:'), 16, @status);
747 2          call writeln(O, @(ODH, OAH, ' S - Setup CB          D - Display RFD/CB'), 45, @status);
748 2          call writeln(O, @(' P - Print SCB          C - SCB Control CMD'), 44, @status);
749 2          call writeln(O, @(' L - ESI Loopback On      N - ESI Loopback Off'), 45, @status);
750 2          call writeln(O, @(' A - Toggle Number Base'), 23, @status);
751 2          call writeln(O, @(' Z - Clear Tx Frame Counter'), 27, @status);
752 2          call writeln(O, @(' Y - Clear Rx Frame Counter'), 27, @status);
753 2          call writeln(O, @(' E - Exit to Continuous Mode'), 28, @status);

754 2      end print$help;

755 1      enter$scb$cmd: procedure;
756 2      declare i byte;

          /* enter a command into the SCB */

757 2          call cr$lf;
758 2          if scb.cmd <> 0 then
759 2          do;
760 3              call writeln(O, @(' SCB command word is not cleared'), 32, @status);
761 3              call write(O, @(' Try a Channel Attention? (Y or N) ==> '), 39, @status);
762 3              if yes then
763 3              do;
764 4                  output(CA$PORT) = CA;
765 4                  call writeln(O, @(' Issued channel attention'), 25, @status);
766 4                  call cr$lf;
767 4                  return;
768 4              end;

```

```

769 3      end;
770 2      call write(0, @( ' Do you want to enter any SCB commands? (Y or N) ==> '),
                    53, @status);

771 2      if not yes then return;
773 2      call write(0, @(ODH, OAH, ' Enter CUC ==> '), 17, @status);
774 2      i = read$int(4);
775 2      scb.cmd = scb.cmd or shl(double(i), 8);
776 2      if i = 1 then scb.chl$offset = cur$scb$offset;
778 2      call write(0, @(ODH, OAH, ' Enter RES bit ==> '), 21, @status);
779 2      i = read$bit;
780 2      scb.cmd = scb.cmd or shl(i, 7);
781 2      call write(0, @(ODH, OAH, ' Enter RUC ==> '), 17, @status);
782 2      i = read$int(4);
783 2      scb.cmd = scb.cmd or shl(i, 4);
784 2      if (((scb.chl$offset = offset (@transmit.status))
                    and ((scb.cmd and 0100H) = 0100H) or ((scb.cmd and 0010H) = 0010H))
                    and not ((scb.cmd and 0080H) = 0080H))
                    then goback = 1;
785 2      call writeLn(0, @(ODH, OAH, ' Issued Channel Attention'), 27, @status);
787 2      call cr$lf;
788 2      output(CAS$PORT) = CA;

789 2      end enter$scb$cmd;

790 1      print$type$help: procedure;
791 2      call writeLn(0, @(ODH, OAH, OAH, 'Command block type:'), 22, @status);
792 2      call writeLn(0, @( ' N - Nop           I - IA Setup '), 35, @status);
793 2      call writeLn(0, @( ' C - Configure       M - MA Setup '), 35, @status);
794 2      call writeLn(0, @( ' T - Transmit        R - TDR '), 30, @status);
795 2      call writeLn(0, @( ' D - Diagnose       S - Dump Status '), 38, @status);
796 2      call writeLn(0, @( ' H - Print this message '), 23, @status);

797 2      end print$type$help;

798 1      setup$cb: procedure;
799 2      declare (t, valid) byte;

800 2      valid = false;
801 2      do while not valid;
802 3          call write(0, @(ODH, OAH, ' Enter command block type (H for
                    ' help) ==> '), 45, @status);
803 3          t = read$char;
804 3          if (t <> 'H') and (t <> 'h') and (t <> 'T') and (t <> 't') and
                    (t <> 'N') and (t <> 'n') and (t <> 'R') and (t <> 'r') and
                    (t <> 'D') and (t <> 'd') and (t <> 'C') and (t <> 'c') and
                    (t <> 'I') and (t <> 'i') and (t <> 'M') and (t <> 'm') and
                    (t <> 'S') and (t <> 's') then
805 3              call write(0, @(ODH, OAH, ' Illegal command block type'), 29,
                    @status);
806 3          else
807 3              if (t = 'H') or (t = 'h') then call print$type$help;
808 3              else valid = true;
809 3          end;
810 3          if (t = 'N') or (t = 'n') then
811 4              do;
812 5                  cur$cb$offset = offset (@nop.status);
813 5                  nop.status = 0;
814 5                  nop.cmd = 8000H;
815 5                  nop.link$offset = OFFFFH;
816 5              en;
817 4              if (t = 'I') or (t = 'i') then
818 5                  do;
819 6                      cur$cb$offset = offset (@ia$setup.status);
820 6                      ia$setup.status = 0;
821 6                      ia$setup.cmd = 8001H;
822 6                      ia$setup.link$offset = OFFFFH;
823 6                      call setup$ia$parameters;
824 6                  end;
825 5                  if (t = 'C') or (t = 'c') then
826 6                      do;
827 7                          cur$cb$offset = offset (@configure.status);
828 7                          configure.status = 0;
829 7                          configure.cmd = 8002H;
830 7                          configure.link$offset = OFFFFH;
831 7                          call setup$configure$parameters;
832 7                      end;
833 6                      if (t = 'M') or (t = 'm') then
834 7                          do;
835 8                              cur$cb$offset = offset (@mc$setup.status);
836 8                              mc$setup.status = 0;
837 8                              mc$setup.cmd = 8003H;
838 8                              mc$setup.link$offset = OFFFFH;
839 8                              call setup$mc$parameters;
840 8                          end;
841 6                      if (t = 'T') or (t = 't') then
842 7                          do;
843 9                              cur$cb$offset = offset (@transmit.status);
844 9                              transmit.status = 0;
845 9                              transmit.cmd = 8004H;
846 9                              transmit.link$offset = OFFFFH;
847 9                              call setup$tr$parameters;
848 9                          end;
849 6                      if (t = 'R') or (t = 'r') then
850 7                          do;
851 10                             cur$cb$offset = offset (@tdr.status);
852 10                             tdr.status = 0;
853 10                             tdr.cmd = 8005H;
854 10                             tdr.link$offset = OFFFFH;
855 10                             tdr.result = 0;
856 10                         end;
857 6                      if (t = 'S') or (t = 's') then
858 7                          do;
859 11                             cur$cb$offset = offset (@dump.status);
860 11                             dump.status = 0;
861 11                             dump.cmd = 8006H;

```

```

862 3      dump.link%offset = OFFFHH;
863 3      dump.buf%ptr = offset (@dump%area(0));
864 3      end;
865 2      if (t = 'D') or (t = 'd') then
866 2      do;
867 3          cur%cb%offset = offset (@diagnose.status);
868 3          diagnose.status = 0;
869 3          diagnose.cmd = B007H;
870 3          diagnose.link%offset = OFFFHH;
871 3      end;

872 2      end setup%cb;

873 1      display%command%block: procedure;
874 2      declare (i, j) byte,
              wh pointer,
              sel selector,
              w word;

875 2      call cr%lf;
876 2      if cur%cb%offset = OFFFHH then
877 2          call write(O, @(' No Command Block to display'), 28, @status);
878 2      if cur%cb%offset = offset (@nop.status) then
879 2      do;
880 3          call write(O, @('---NDP Command Block---'), 23, @status);
881 3          call print%uds(@nop.status, 3);
882 3      end;
883 2      if cur%cb%offset = offset (@tdr.status) then
884 2      do;
885 3          call write(O, @('---TDR Command Block---'), 23, @status);
886 3          call print%uds(@tdr.status, 4);
887 3      end;
888 2      if cur%cb%offset = offset (@diagnose.status) then
889 2      do;
890 3          call write(O, @('---Diagnose Command Block---'), 28, @status);
891 3          call print%uds(@diagnose.status, 3);
892 3      end;
893 2      if cur%cb%offset = offset (@transmit.status) then
894 2      do;
895 3          call write(O, @('---Transmit Command Block---'), 28, @status);
896 3          if not address%length then i = address%length;
897 3          else i = address%length + 1;
898 3          if add%loc then call print%uds(@transmit.status, 4);
899 3          else call print%uds(@transmit.status, 1/2+1);
900 3          call cr%lf;
901 3          call cr%lf;
902 3          call cr%lf;
903 3          call cr%lf;
904 3          if transmit.bd%offset <> OFFFHH then
905 3          do;
906 4              call write(O, @('---Transmit Buffer Descriptor---'), 33, @status);
907 4              call print%uds(@tbd.act%count, 4);
908 4              call write(O, @('ODH, OAH, OAH,
909 4                  / Display the transmit buffer? (Y or N) ==> '), 46, @status);
910 4              if yes then
911 4              do;
912 5                  call cr%lf;
913 5                  call writeln(O, @(' Transmit Buffer: '), 17, @status);
914 5                  w = tbd.act%count and 3FFFH;
915 5                  call print%buff(@t%buffer(O), w);
916 5              end;
917 4          end;
918 2      end;
919 2      if cur%cb%offset = offset (@ia%setup.status) then
920 2      do;
921 3          call write(O, @('---IA Setup Command Block---'), 28, @status);
922 3          call print%uds(@ia%setup.status, 6);
923 3      end;
924 2      if cur%cb%offset = offset (@configure.status) then
925 2      do;
926 3          call write(O, @('---Configure Command Block---'), 29, @status);
927 3          call print%uds(@configure.status, 9);
928 3      end;
929 2      if cur%cb%offset = offset (@mc%setup.status) then
930 2      do;
931 3          call write(O, @('---MC Setup Command Block---'), 28, @status);
932 3          i = 4 + mc%count/2;
933 3          if mc%count > 24 then
934 4              do;
935 5                  call print%uds(@mc%setup.status, 16);
936 5                  call pause;
937 5                  i = i - 16;
938 5                  call print%uds(@mc%setup.mc%address(8), i);
939 5              end;
940 3          else call print%uds(@mc%setup.status, i);
941 3      end;
942 2      if cur%cb%offset = offset (@dump.status) then
943 2      do;
944 3          call write(O, @('---Dump Status Command Block---'), 31, @status);
945 3          call print%uds(@dump.status, 4);
946 3          if dump.status = 0A00H then
947 4              do;
948 5                  call writeln(O, @('ODH, OAH, ' Dump Status Results'), 22, @status);
949 5                  call write%offset(@dump%area(0));
950 5                  call cr%lf;
951 5                  do i = 0 to 9;
952 5                      call print%str(@dump%area(16*i), 16);
953 5                  end;
954 5                  call print%str(@dump%area(160), 10);
955 5                  call cr%lf;
956 5              end;
957 2      end display%command%block;

958 1      display%receive%area: procedure;
959 2      declare (i, k, j, l) byte,
              chars(4) byte;

```

```

960 2      call writeln(O, @(ODH, OAH, ' Frame Descriptors: '), 21, @status);
961 2      if ad$loc then
962 2      do;
963 3          call writeln(O, @(ODH, OAH, ' DA, SA, and TYPE are in buffer ', ODH,
                                     OAH), 36, @status);
964 3          j = 3;
965 3      end;
966 2      else j = address$length + 4;
967 2      do k = 0 to j;
968 3          do i = 0 to 4;
969 4              call out$word(@rfd(i).status, k);
970 4              if k = 0 then call write$offset(@rfd(i).status);
971 4              else call loop$char(10, ' ');
972 4          end;
973 4          call cr$lf;
974 3      end;
975 3      call writeln(O, @(ODH, OAH, OAH, ' Receive Buffer Descriptors: '), 31,
                                     @status);
976 2      do k = 0 to 4;
977 3          do i = 0 to 4;
978 4              call out$word(@rbd(i).act$count, k);
979 4              if k = 0 then call write$offset(@rbd(i).act$count);
980 4              else call loop$char(10, ' ');
981 4          end;
982 4          call cr$lf;
983 3      end;
984 3      call write(O, @(ODH, OAH, OAH, ' Display the receive
                                     buffers? (Y or N) ==> '), 46, @status);
985 2      if not yes then return;
986 2      call writeln(O, @(ODH, OAH, ' Receive Buffers: '), 19, @status);
987 2      do i = 0 to 4;
988 3          call write(O, @(ODH, OAH, ' Receive Buffer '), 18, @status);
989 3          call write$int(i, 0);
990 3          call writeln(O, @(' : '), 2, @status);
991 3          k = rbd(i).act$count and 3FFFh;
992 3          call print$buff(@rbuf(i).buffer(O), k);
993 3          call pause;
994 3      end;
995 2      end display$receive$area;
996 2
997 2
998 2      end display$receive$area;
999 1      display$cb$rpca: procedure;
1000 2      declare i byte;
1001 2      call write(O, @(ODH, OAH, ' Command Block or Receive Area? (R or C) ==> '),
                                     47, @status);
1002 2      i = read$char;
1003 2      do while (i <> 'R') and (i <> 'r') and (i <> 'C') and (i <> 'c');
1004 3          call writeln(O, @(ODH, OAH, ' Illegal command '), 18, @status);
1005 3          call write(O, @(' Enter R or C ==> '), 18, @status);
1006 3          i = read$char;
1007 3      end;
1008 2      if (i = 'R') or (i = 'r') then call display$receive$area;
1009 2      else call display$command$block;
1010 2      end display$cb$rpca;
1011 2
1012 1      process$cmd: procedure;
1013 2      declare (b, i) byte;
1014 2      goback = 0;
1015 2      b = read$char;
1016 2      call cr$lf;
1017 2      if (b <> 'H') and (b <> 'h') and (b <> 'S') and (b <> 's') and
          (b <> 'D') and (b <> 'd') and (b <> 'P') and (b <> 'p') and
          (b <> 'C') and (b <> 'c') and (b <> 'E') and (b <> 'e') and
          (b <> 'L') and (b <> 'l') and (b <> 'N') and (b <> 'n') and
          (b <> 'Z') and (b <> 'z') and (b <> 'Y') and (b <> 'y') and
          (b <> 'A') and (b <> 'a') then
1018 2          call write(O, @(' Illegal command '), 16, @status);
1019 2          if (b = 'H') or (b = 'h') then call print$help;
1020 2          if (b = 'A') or (b = 'a') then
1021 3              if dhex then
1022 4                  do;
1023 5                      dhex = false;
1024 5                      call write(O, @(' Counters are displayed in decimal. '), 35,
                                     @status);
1025 5                  end;
1026 3              else
1027 4                  do;
1028 5                      dhex = true;
1029 5                      call write(O, @(' Counters are displayed in hexadecimal. '), 39,
                                     @status);
1030 5                  end;
1031 3              if (b = 'L') or (b = 'l') then
1032 4                  do;
1033 5                      output(ESI$PORT) = LOOPBACK;
1034 5                      call write(O, @(' ESI is in Loopback Mode. '), 25, @status);
1035 5                  end;
1036 3              if (b = 'N') or (b = 'n') then
1037 4                  do;
1038 5                      output(ESI$PORT) = NO$LOOPBACK;
1039 5                      call write(O, @(' ESI is NOT in Loopback Mode. '), 29, @status);
1040 5                  end;
1041 3              if (b = 'Z') or (b = 'z') then
1042 4                  do;
1043 5                      count = 0;
1044 5                      call write(O, @(' Transmit Frame Counter is cleared. '), 35, @status);
1045 5                  end;
1046 3              if (b = 'Y') or (b = 'y') then
1047 4                  do;
1048 5                      receive$count = 0;
1049 5                      scb.crc$errns, scb.aln$errns, scb.rsc$errns, scb.ovrn$errns = 0;
1050 5                      call write(O, @(' Receive Frame Counter is cleared. '), 34, @status);
1051 5                  end;
1052 2              if (b = 'C') or (b = 'c') then call enter$scb$cmd;

```



```

1054 2      if (b = 'S') or (b = 's') then call setup$scb;
1056 2      if (b = 'P') or (b = 'p') then call print$scb;
1058 2      if (b = 'D') or (b = 'd') then call display$cb$rp$a;
1060 2      if (b = 'E') or (b = 'e') then goback = 1;
1062 2      call cr$lf;

1063 2  end process$cmd;

1064 1  getout: procedure;
1065 2  declare b byte;

1066 2      b = read$char;
1067 2      goback = 0;
1068 2      call write(0, @(ODH, OAH, ' Enter command (H for help) ==> '), 34,
1069 2      @status);
1070 3      do forever;
1071 3          if csts then
1072 4              do;
1073 4                  disable;
1074 4                  call process$cmd;
1075 4                  enable;
1076 4                  if goback then return;
1077 4                  call write(0, @(ODH, OAH, ' Enter command (H for help) ==> '), 34,
1078 4                  @status);
1079 3          end;
1080 2  end getout;

1081 1  update: procedure;
1082 2  declare i byte;

1083 2      call cr$lf;
1084 2      call loop$char(10, OAH);
1085 2      call loop$char(28, '*');
1086 2      call write(0, @(' Station Configuration '), 23, @status);
1087 2      call loop$char(27, '*');
1088 2      call cr$lf;
1089 2      call cr$lf;
1090 2      call write(0, @(' Host Address: '), 15, @status);
1091 2      call print$network$addr(@ia$setup.ia$address(0));
1092 2      i = 0;
1093 2      call write(0, @(' Multicast Address(es): '), 24, @status);
1094 2      if mc$setup.mc$byte$count = 0
1095 2      then call writeln(0, @('No Multicast Addresses Defined'), 30, @status);
1096 2      else
1097 3          do while i < mc$setup.mc$byte$count;
1098 3              call print$network$addr(@mc$setup.mc$address(i));
1099 3              call loop$char(24, ' ');
1100 3              i = i + 6;
1101 3          end;
1102 2      call write(0, @(ODH, 1, @status);
1103 2      if not no$transmission then call print$parameters;
1104 2      call write(0, @(' B2586 Configuration Block: '), 28, @status);
1105 2      call print$str(@configure.info(0), 10);
1106 2      call cr$lf;
1107 2      call loop$char(29, '*');
1108 2      call write(0, @(' Station Activities '), 20, @status);
1109 2      call loop$char(29, '*');
1110 2      call cr$lf;
1111 2      call cr$lf;
1112 2      call writeln(0,
1113 2      @(' # of Good # of Good CRC Alignment No Receive'),
1114 2      @status);
1115 2      call writeln(0,
1116 2      @(' Frames Errors Errors Resource Overrun'),
1117 2      @status);
1118 2      call writeln(0,
1119 2      @(' Transmitted Received Errors Errors'),
1120 2      @status);
1121 2  end update;

1122 1  main:
1123 1      call init;
1124 1      enable;
1125 1      do while reset;
1126 2      end;
1127 1      disable;
1128 1      scb.cmd = 0100H;
1129 1      output(CA$PORT) = CA;
1130 1      call wait$scb;
1131 1      enable;
1132 1      do while (diagnose.status and 8000H) <> 8000H;
1133 2      end;
1134 1      call cr$lf;
1135 1      if diagnose.status <> 0A000H
1136 1      then call writeln(0, @(' Diagnose failed!'), 17, @status);
1137 1      if configure.status <> 0A000H
1138 1      then call writeln(0, @(' Configure failed!'), 18, @status);
1139 1      if ia$setup.status <> 0A000H
1140 1      then call writeln(0, @(' IA Setup failed!'), 17, @status);
1141 1      if mc$setup.status <> 0A000H
1142 1      then call writeln(0, @(' MC Setup failed!'), 17, @status);
1143 1      scb.cb$offset = offset(@transmit.status);
1144 1      call writeln(0, @(ODH, OAH, ' Receive Unit is active. '), 26, @status);
1145 1      disable;
1146 1      scb.cmd = 0010H;
1147 1      output(CA$PORT) = CA;
1148 1      call wait$scb;
1149 1      enable;
1150 1      output(ESI$PORT) = NO$LOOPBACK;
1151 1      call cr$lf;
1152 1      if not no$transmission then
1153 2      do;
1154 2          call write(0, @('---Transmit Command Block---'), 28, @status);

```

```

1148 2      call print#uds(@transmit.status, B);
1149 2      call cr$lf;
1150 2      cur#scb#offset = offset (@transmit.status);
1151 2      call pause;
1152 2      do z = 1 to 60;
1153 3          call time(250);
1154 3      end;
1155 2      call write#n(O, @(ODH, OAH, 'transmission started!'), 23, @status);
1156 2      call cr$lf;
1157 2      disable;
1158 2      scb.cmd = 0100H;
1159 2      output (CA#PORT) = CA;
1160 2      call wait#scb;
1161 2      enable;
1162 2  end;
1163 1  call update;
1164 1  do forever;
1165 2      call write(O, @(ODH, ' '), 2, @status);
1166 2      do y = 0 to 5;
1167 3          do case y;
1168 4              call write#int(count, dhex);
1169 4              call write#int(receive#count, dhex);
1170 4              call write#int(scb.crc#errs, dhex);
1171 4              call write#int(scb.aln#errs, dhex);
1172 4              call write#int(scb.rsc#errs, dhex);
1173 4              call write#int(scb.ovrn#errs, dhex);
1174 4          end;
1175 3          char#count = 13 - char#count;
1176 3          call loop#char(char#count, ' ');
1177 3      end;
1178 2      if csts then
1179 2      do;
1180 3          disable;
1181 3          call getout;
1182 3          call update;
1183 3      end;
1184 2  end;
1185 1  end tsm;

```

## MODULE INFORMATION:

```

CODE AREA SIZE      = 2431H  9297D
CONSTANT AREA SIZE = 1077H  4215D
VARIABLE AREA SIZE = 245EH  9822D
MAXIMUM STACK SIZE = 0092H   146D
1994 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

```

## DICTIONARY SUMMARY:

```

472KB MEMORY AVAILABLE
24KB MEMORY USED (5%)
0KB DISK SPACE USED

```

END OF PL/M-86 COMPILATION







AP-001

September 1985

# 82588 Reference Manual

Order Number: 231368-002

## 6.1 INTRODUCTION

The 82588 is a highly integrated Local Area Network (LAN) Controller that lends itself easily to cost sensitive LAN applications such as Personal Computers and Intelligent Terminals. Because of its high integration, the 82588 reduces component count which in turn reduces board space and development time. Additionally, due to the flexibility of the 82588, the system design engineer can program a variety of device parameters to a configuration that allows it to be used in the emerging IEEE 802.3 standards for PCs. The combination of low cost and high flexibility makes the 82588 an attractive solution for the LAN system designer.

The 82588 provides most of the functions of the ISO Physical and Data Link layers of LAN architecture. This includes a CSMA/CD controller, two different collision detect mechanisms, and a data encoder/decoder that supports data transfer rates of up to 2 Mbps.

As mentioned, the 82588 is programmable which allows it to operate in a variety of LAN environments including the emerging IEEE 802.3 standards of 1 Mbps baseband (called STARLAN) and 2 Mbps broadband (used in the IBM PC Network). Some of the programmable parameters are:

- Framing (End of Carrier or SDLC)
- Address Field Length
- Station Priority
- Interframe Spacing
- Slot Time
- CRC-32 or CRC-16
- NRZI or Manchester encoding/decoding

In addition, the 82588 allows for a variety of frame formats, network topologies, data encoding and decoding schemes and data transfer rates.

A major innovation of the 82588 is its on-chip logic based collision detection. So that a high probability of collision detection can be maintained, two mechanisms are provided. First, the Code Violation method defines a collision when a transition edge occurs outside of the region specified for NRZI or Manchester encoding. Second, the Bit Comparison method compares the signature of a transmitted frame to the receive frame signature while "listening to itself."

The 82588 goes beyond the basic provisions required for LAN physical interfacing. It also has an extremely friendly system interface that makes it easy to design

with. The 82588 has a high level command interface (the CPU sends commands such as CONFIGURE or TRANSMIT) so the designer does not have to bother with low level software development. This saves on CPU overhead as well. The 82588 makes efficient use of the system memory available by employing Multiple Buffer Reception in which receive frames are saved in buffers that are chained together in system memory. This is an important feature for those applications with limited memory such as personal computers. The 82588 has two independent 16 byte FIFOs (one for reception and one for transmission) that allows the device to tolerate bus latency. Finally, the 82588 provides an 8-bit data path that supports up to 4 Mbytes/second using external DMA. The DMA interface has been optimized for use with the 80186/80188 microprocessors.

The 82588 provides a rich set of diagnostic and network management functions that allow the designer to minimize debug time and maintain top network efficiency. Specifically, the 82588 provides internal and external loopback capability and network channel activity indicators, it can capture all frames regardless of address (Promiscuous Mode) and it supports Time Domain Reflectometry for locating shorts and opens in the transmission cable. There is also a Register Dump command which allows the user to examine the 82588 internal status registers.

The following chapters describe the features and capabilities of the 82588 in greater detail.

## 6.2 THE 82588 INTERNAL ARCHITECTURE

There are two major functional blocks of the 82588: a parallel system interface to the host CPU and a serial interface to the local area network. Linking these functional blocks are two on-chip, 16-byte FIFOs, one each for transmitting and receiving (see Figure 6-1).

### 6.2.1 Parallel Section

The parallel system interface consists of a Bus Interface Unit (BIU) and several registers. The BIU has an 8-bit data bus, and is responsible for all interfacing to the system bus. It handles all transfer of data to and from memory — at speeds of up to 4 Mbytes/second — as well as issuing CPU commands and interrupts. There are two DMA channels allowing for simultaneous transmission and reception. The register section consists of three register sets. The first stores configuration information, the second is for the posting of commands and the third contains status information.




Figure 6-1. 82588 Block Diagram

## 6.2.2 Serial Section

The serial machine of the 82588 employs the IEEE 802.3 CSMA/CD protocol. The serial section is responsible for the following tasks:

- converting data from parallel to serial form and vice versa
- formatting the frame per the programmed configuration
- computing the CRC “signature” and monitoring for code violations in order to detect collisions
- performing carrier sense and deference if the network is busy
- calculating random delay time before retransmission in the event of deference or collision

The efficiency of CSMA/CD was demonstrated in a 1979 study of an Ethernet LAN of about 120 host computers and network server devices. The study showed that a network using collision detection has a throughput rate of 98 percent. This can be compared to the efficiency rate of 37 percent in networks with collision avoidance and 18 percent in networks with no collision regulating provisions. Until recently, the relative sophistication of collision detection schemes such as CSMA/CD prevented their inclusion in cost effective LAN components.

The data encoder/decoder of the 82588 can transmit and receive data in any one of three formats: Manchester, differential Manchester and NRZI encoding. Data rates with the internal encoder/decoder, can be up to 2 Mbs. The serial machine is driven by a clock generator using an up to 16 MHz crystal. This clock generator is for the serial side only; the parallel side receives its timing from the system clock.

## COLLISION DETECTION

A major breakthrough introduced in the 82588 is the on-chip logic based collision detection capability. There are two programmable forms of collision detection. The “code violation” detection method checks the incoming bits to see if they violate Manchester or NRZI standards. If a violation does occur, the 82588 assumes a collision has occurred. The second method is called “bit comparison.” For this method the 82588 listens to itself while calculating a signature for both the transmit and receive data. If the signatures do not match, the 82588 will back-off and retry immediately, without having to wait for transmission of the frame to be completed. In this way, total data throughput is increased significantly.




Figure 6-2. Bit Comparison Detect

The parallel and serial section of the 82588 are asynchronous. The interface between them is made up of two unique FIFOs, one for transmission and one for reception. The FIFOs are 16 bytes deep and improve the data transfer rate in two ways. First, DMA requests to the CPU are minimized by fine tuning the programmable FIFO threshold to match the particular system bus latencies. Second, the CPU side of the chip does not have to wait for the network side which transfers data at a slower rate.

### 6.3 WORKING WITH THE 82588

This section describes how the 82588 interacts with system CPU, and how the 82588 transmits and receives frames. The emphasis here is not on any particular commands, but rather on how the 82588 works. The details on Framing, Network Management, Initializing the 82588, Configuring the 82588, Controlling the 82588, System Interface, and Link Interface are contained in the following chapters.

#### 6.3.1 82588/Host CPU Interaction

The CPU communicates with the 82588 through the System's memory and 82588's on-chip registers. The CPU creates a data structure in the memory, programs the external DMA controller with the start address and byte count of the block, and issues the command to the 82588.

The 82588 is optimized for operating with the iAPX 186/188, but due to the very conventional nature of hardware signals between the 82588 and the CPU, the 82588 can operate easily with other processors. The data bus is 8 bits wide and there is no address bus.

Chip select and Interrupt lines are used to communicate between the 82588 and the host as shown in Figure 6-3. Interrupt is used by the 82588 to draw the CPU's attention. The Chip Select is used by the CPU to draw the 82588's attention.

There are two kinds of transfers over the bus: Command/Status and data transfers. Command/Status transfers are always performed by the CPU. Data Transfers are requested by the 82588, and are typically performed by a DMA controller.

The CPU writes to 82588 using  $\overline{CS}$  and  $\overline{WR}$  signals. The CPU reads the 82588 status register using  $\overline{CS}$  and  $\overline{RD}$  signals.

To initiate a command like Transmit or Configure, a Write operation to 82588 is issued by the CPU. A Read operation from CPU gives the status of the 82588. Although there are four status registers, they are read using the same port in a round robin fashion. Section Eight discusses details on these commands, and the status registers.

Any parameters or data associated with the command are transferred between the memory and 82588 using DMA. The 82588 has two data channels, each having Request and Acknowledge line. Typically one channel is issued to receive data and the other to transmit data and to do all the other initialization and maintenance operations like Configure, Address Set-Up, Dump, Diagnose, etc. The two channels are identical and can be used interchangeably.

When 82588 requires access to the memory for parameter or data transfer, it activates the DMA request line and uses the DMA controller to achieve the data transfer. Upon the completion of an operation, the 82588 interrupts the CPU. The CPU then reads results of the operation and the status of the 82588.






Figure 6-3. 82588/Host CPU Interaction

### 6.3.2 Transmitting a Frame

To transmit a frame, the CPU prepares a Transmit Data Block in memory as shown in Figure 6-4. Its first two bytes specify the length of the rest of the block. The next few bytes (up to 6 bytes long) contain the destination address of the node it is being sent to. The rest of the block is the data field. The CPU programs the DMA controller with the start address of the block, length of the block and other control information and then issues the Transmit command to the 82588. (Section 6.4 discusses details on the framing).

Upon receiving the command, the 82588 fetches the first two bytes of the block using DMA to determine the length of the block. If the link is free, the 82588

begins transmitting the preamble and concurrently fetches the bytes from the Transmit Data Block and loads them into a 16 byte FIFO to keep them ready for transmitting. The FIFO is a buffer between the serial and parallel part of the 82588. If the link is busy, the 82588 fills up the transmit FIFO and defers. The on-chip FIFOs help the 82588 to tolerate system bus latency as well as provide efficient usage of system bus bandwidth.

The destination address is sent out after the preamble. This is followed by the source or the station individual address, which is stored earlier on the 82588 using the IA-SETUP command. After that, the entire information field is transmitted followed by a CRC field calcu-




Figure 6-4. The 82288 Frame Structure and Location of Data Element in System Memory

lated by the 82588. If during the transmission of the frame, a collision is encountered, then the transmission is aborted and a jam pattern is sent out after completion of the preamble. The 82588 generates an Interrupt indicating the experience of a collision and the frame has to be retransmitted. Retransmission is done by the CPU exactly as the TRANSMIT command except the RETRANSMIT command keeps track of the number of collisions encountered. When the 82588 gets the Retransmit command and the exponential back-off time is expired, the 82588 attempts transmitting the frame again. The transmitted frame can be coded to either Manchester, Differential Manchester or NRZI methods.

### 6.3.3 Receiving a Frame

The 82588 can receive a frame when its receiver has been enabled. The received frame is decoded by either on-chip Manchester, Differential Manchester or NRZI decoders in High Integration Mode or by external decoders in the High Speed Mode. The 82588 checks for an address match for an Individual address, a Multicast address or a Broadcast address. In the Promiscuous mode the 82588 receives all frames. Only when the address match is successful does the 82588 transfer the frame to the memory using the DMA controller. Before enabling the receiver, the CPU makes a memory buffer area available to the Receive Unit, and programs the starting address of the buffer in the DMA controller. The received frame is transferred to the memory buffer.

## 6.4 FRAMING AND LINK MANAGEMENT

The data structures handled by the 82588 are called frames. A frame is a sequence of bits that travels on the link.

Framing has three primary functions: to determine the beginning and the end of the frame (frame boundary delineation); to determine the frame's source and destination (addressing); and to perform transmission error detection.

### 6.4.1 Frame Format

The Frame format supported by the 82588 is shown in Figure 6-5.

PREAMBLE
SFD (BOF FLAG)
DESTINATION ADDRESS
SOURCE ADDRESS
INFORMATION FIELD
FRAME CHECK SEQUENCE
EOF FLAG (OPTIONAL)
PADDING (OPTIONAL)

Figure 6-5. 82588 Generalized Frame Format

The different fields of the frame are:

- The Preamble which is used as a synchronizing sequence for bit decoding.
- SFD, Start of Frame Delimiter (for bitstuffing method, this field is called BOF flag).
- The Destination Address (frame target address).
- The Source Address (sender's address).
- The Information field containing user supplied data.\*
- The Frame Check Sequence (FCS): Cyclic Redundancy Check (CRC) used in detecting bit errors.
- The End of Frame (EOF) flag - optional. (For bitstuffing mode.)
- Padding: optional field which extends the length of the frame to ensure minimum frame length. Optional (for bitstuffing mode).

\* The 802.3 Length Field is included in the Information field.

### 6.4.2 Frame Boundary Delineation

The 82588 handles Frame Boundary Delineation transparently to the user. The fields involved in Frame boundary delineation are: Preamble, SFD (BOF Flag), EOF flag and Padding. The 82588 is configurable to one of two Frame delineation methods: End of Carrier (802.3 compatible) or Bitstuffing.

In the End of Carrier method, the 82588 transmits (depending on the configuration) 1, 3, 7, 15 preamble bytes of alternating ones and zeros followed by a SFD (BOF Flag) of pattern 10101011. The end of frame is indicated by the carrier going inactive immediately after the Frame Check Sequence field. The Carrier is a signal which informs the 82588 of activity on the link. It can be internally or externally generated. This frame boundary delineation method is compatible with IEEE 802.3.

The Bitstuffing method implements the HDLC zero bit insertion/deletion mechanism. The 82588 transmits (depending on the configuration) a Preamble of 1, 3, 7 or 15 bytes of alternating ones and zeroes followed by an HDLC flag (01111110). End of frame is indicated by a HDLC flag. The 82588 can perform HDLC zero bit insertion (insert 0 after five consecutive 1's) on the fields between the BOF and EOF flags. The chip can be configured to pad the frame with additional flags so that the frame length becomes equal to or longer than the Slot Time.

### 6.4.3 Addressing

Regardless of the Frame Boundary Delineation method, the two fields following the SFD (BOF Flag) are Destination Address and Source Address.

Addressing allows frames to be directed to one or more specific nodes. The 82588 provides flexible addressing techniques allowing a frame to be received by a single node, a group of nodes (multicast addressing), or all nodes (broadcast addressing).

After initialization, the 82588 is configured with an Individual Address using the IA-SETUP command. The address length is determined by the Address Length parameter (0 to 6 bytes). The default configuration is an all ones address (Broadcast Address). 6 bytes long.

During transmission the 82588 usually inserts its Individual Address from the internal Individual Address register into the Source Address field. The source address insertion can be overridden when configuring the chip. During reception, the 82588 compares the incoming Destination Address with its Individual Address, the programmed multicast set of address and the broadcast address. If an address match is made (all bits must be equal) the frame is accepted. A frame whose address does not match is simply ignored by the 82588 and has no effect on the 82588 nor on any other component of the station.

#### INDIVIDUAL ADDRESS

The 82588 is normally configured with a specific Individual Address. An Individual Address must have a zero in the least significant bit.

#### BROADCAST ADDRESSING

An address with all 1's is the Broadcast Address. Every station on the link "hears" a Broadcast. A frame may be targeted to all nodes by using the broadcast address. The 82588 can be configured to disable reception of frames with Broadcast Destination Address, e.g., for stations with limited storage resources.

### MULTICAST ADDRESSING

Frames can be directed to a specific group of nodes. This group can have a particular group address called Multicast Address. A node may belong to several different groups. A one in the least significant bit of the destination address distinguishes Multicast Address from Individual Address. MC-SETUP command is used to program the set of Multicast addresses for a station by setting up a 64 bit "Hash Table." The 82588 maps and stores every Multicast Address into a single bit of the Hash table. During reception of a frame whose Destination Address is a Multicast Address, the 82588 checks whether this address is mapped in the Hash table. If an address match is determined, the 82588 begins the reception process.

It is possible for more than one Multicast Address to be mapped into a given Hash bit. Thus, the host may have to perform additional checking. If 64 or fewer Multicast addresses are used in a system, it is possible to select address values that map into unique bits in the Hash table. The Hashing function is the CRC polynomial used for bit error detection. The 6 most significant bits (2-7) are selected from the first byte of the CRC shift register to index the 64-bit Hash table.

### INFORMATION FIELD

The information field follows the source address field. It contains the actual data being transferred in the frame. Its maximum length is  $(2^{16}) - 2 \times (\text{address length}) - 2$  which includes destination and source addresses.

### 6.4.4 Error Detection

The Frame Check Sequence (FCS) Field protects against bit errors in the frame. It is the result of a Cyclic Redundancy Check computed on the Destination Address, Source Address, and Information Fields. The chip can be configured to one of two CRC algorithms: the CCITT V-41 (HDLC) 16-bit polynomial or the Autodin II (IEEE 802.3) 32-bit polynomial.

The CRC mechanism is transparent to the user. During transmission, the 82588 calculates and inserts the Frame Check Sequence. During reception the chip verifies the correctness of the incoming Frame but does not pass the FCS to memory. The CRC is applied to an integral number of 8-bit words excluding the potential residue. CRC insertion can be disabled for diagnostic purposes. The user should then provide the FCS field after the data field.

## 6.4.5 Frame Transmission

The 82588 transfers data from host memory to the network when a CPU issues a TRANSMIT command. Before instructing the 82588 to start a transmission, the host CPU prepares the frame in memory. Parts of the frame such as Preamble Source Address, CRC and Flags are inserted by the 82588 Data Link Controller. The 82588 resolves access and contention on the link using the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) link Management protocol. When the transmission is completed, the 82588 updates a set of status registers and raises its Interrupt signal to inform the CPU.

## 6.4.6 Link Management

The 82588 handles CSMA/CD link management algorithms according to the IEEE 802.3 standard. 82588 link management algorithms are adaptable to a variety of network topologies via programmable configuration parameters. Station priorities are also programmable.

The 82588 constantly monitors link activity. Whenever it senses activity on the link the 82588 defers to the passing frame by delaying any pending transmission. When there is no more activity on the link, the 82588 continues to defer for Inter Frame Spacing (IFS) time (minimum time between two consecutive frame transmissions). This parameter is configurable from 12 to 255 bit times. If at the end of that time, the 82588 has a frame waiting to be transmitted, transmission is initiated independently of the link activity.

Once the 82588 has finished deferring and has started transmission, it is possible to experience link contention. This situation is called a collision and is generally detected and signalled by the transceiver. The 82588 can be programmed to detect collisions internally or externally via the CDT pin. When the 82588 experiences a collision, it enforces the collision by transmitting a jam pattern of 32 to 48 bits.

If a collision is detected during the Preamble, transmission of the preamble is completed before jamming starts. The collision enforcement mechanism ensures detection of the collision by all the stations.

The jam pattern is all ones in all configurations except for NRZI encoding, where it is a sequence of all zeros. (Transition every bit time).

The dynamics of collision handling are largely determined by the Slot Time. Slot Time is the maximum end to end round trip delay time of the network plus jam time. Slot Time is important because it is the worst case time to detect a collision. The Slot Time is programmable from 1 to 2048 bit times.

The 82588 notifies the user of a collision and gives an opportunity to retransmit at the end of the Backoff time out.

The 82588 implements the IEEE 802.3 scheduling of the retransmission. The controlled randomization process is called "truncated binary exponential backoff." A retransmission is delayed an integral multiple of slot times. The number of slot times to delay before the nth retransmission attempt is chosen as a uniformly distributed random integer in the range  $0 \leq r < 2^k$ , where  $K = \min [n, 10]$ . The number of retransmission attempts is programmable in the range 0 to 15. The beginning of the Backoff time is configurable to one of two methods: If configured to the IEEE 802.3 compatible method, Backoff starts immediately after the end of the Jam pattern; if configured to the alternate Backoff method (designed for lower bit rates and/or shorter topologies), Backoff starts after the deferring period following collision.

After the backoff time has expired and the CPU has issued a RETRANSMIT command, the 82588, attempts to retransmit the frame (after deferring to any traffic on the link) unless the number of retransmissions has exceeded the maximum allowed.

The 82588 maintains a retry counter that is incremented after each collision. If retransmission is successful, the user is notified. If the number of retries equals the programmed maximum, an error is reported. The number of allowed retries is configurable from 0 to 15 attempts. The only difference between transmission and retransmission is that transmission clears the retry counter and retransmission increments it.

On completion of transmission and retransmission, the 82588 reports the total number of collisions that have occurred and whether it equalled or exceeded the maximum. It also indicates if the chip had to defer to passing traffic on its first transmission attempt.

After transmission has started the 82588 attempts to transmit the entire frame. In the normal case, frame transmission is completed and the host is notified through interrupt and status register. Otherwise, one or more of the following events causes transmission to terminate prematurely: Clear-to-Send signal goes inactive during transmission, data transfer rate from memory to the chip did not keep up with transmission (DMA underrun), Carrier Sense goes inactive during transmission (if the chip is in the mode where carrier sense is expected during transmission), a collision is detected via Collision Detect Signal. These events are also reported to the CPU via the status registers.

The user may attempt to abort transmissions. Upon receipt of the ABORT command, the 82588 transmits a Jam pattern to cause a CRC mismatch. The chip reports to the host either that the ABORT succeeded or that the frame transmission was completed before the ABORT was accepted.

### 6.4.7 Priority Mechanism

The 82588 implements two different priority mechanisms: linear and accelerated contention resolution. Either may be used to distribute relative priority among stations.

Linear priority determines the number of Slot Times that the 82588 waits after deferring or after the end of the Backoff Time (whichever occurs last) before transmitting. If the link becomes busy during the wait period, the process of deferring and waiting starts again. The Linear priority is programmable from 0 to 7. Zero provides the highest priority and is IEEE 802.3 compatible.

Accelerated contention resolution extends the range from which the random number for backoff is drawn. The random number for the first Backoff delay is in the range  $0 \leq r < 2^P$ , where P is configurable from 0 to 7 with 0 providing the highest priority.

### 6.4.8 Frame Reception

The 82588 receives and passes to memory every frame whose address matches its individual, multicast or broadcast address. By configuring the chip to the promiscuous mode, it will receive and pass to memory all frames regardless of address.

The 82588 constantly monitors the serial link activity. When the link becomes active, the 82588 starts accepting the incoming bits.

The Preamble and SFD (BOF flag) are discarded. The 82588 compares the incoming frame's Destination Address to its own Individual Address. If there is an address match and the frame length equals or exceeds 6 bytes, the 82588 passes the Destination Address, Source Address, and Information fields to system memory via the DMA controller. The 82588 verifies correctness during reception of the FCS field. If there is no address match, the 82588 does not request DMA controller's attention and becomes ready to receive the next frame.

When the reception is completed, the 82588 updates a set of status registers and raises its Interrupt signal to inform the CPU. If the received frame has errors (CRC violation, alignment error, DMA overrun), the CPU can reclaim the memory used to store that frame. The next received frame can then be stored in the reclaimed memory.

When configured to IEEE 802.3 End of Carrier delineation, end of frame is indicated by the carrier going inactive. The number of bits after the BOF flag must be a multiple of eight. Residual "dribble" bits are discarded, and not included in the Frame Check Sequence. An alignment error is reported when the frame is "mis-

aligned" (has got residual bits) and a CRC error is detected.

When configured to Bitstuffing delineation, the 82588 performs zero bit deletion, discards the EOF flag, and all following bits until end of carrier. Residual bits are discarded in a manner similar to the End of Carrier method. An error is reported if the carrier goes inactive prior to recognition of an EOF flag.

The minimum frame length is configurable in the range from 6 to 255 bytes. Any frame containing less than the minimum (configured) number of bytes is presumed to be a fragment resulting from a collision or an aborted transmission. Any frame shorter than 6 bytes is discarded without notifying the user.

### SINGLE BUFFER MODE

The received frame is transferred to the memory buffer in the format shown in Figure 6-6. This method of reception is called "Single Buffer" reception. The entire frame is contained in one continuous buffer. Upon completion of reception the total number of bytes written into the memory buffer is loaded into status registers 1 and 2, and the status of the reception itself is appended to the received frame. An interrupt to the CPU follows.

### MULTIPLE BUFFER MODE

If the frame size is unknown, memory usage is optimized by using "Multiple Buffer" reception. The frame, as it comes in, is deposited into a series of fixed size buffers. This way the user does not have to allocate large memory space for the short frames. Instead, the 82588 can dynamically allocate memory space as it receives frames. This method requires both data channels alternately to receive the frame. As the frame reception starts, the 82588 interrupts the CPU and automatically requests assignment of the next sequential buffer. The CPU does this and loads the second DMA channel with the next buffer information so that the 82588 can immediately switch to the other channel as soon as the current buffer is full. When the 82588 switches from the first to the second buffer it again interrupts the CPU requesting it to allocate another buffer on the other (previous) channel in advance. This process continues until the entire frame is received. The received frame is spread over multiple memory buffers. The link between the buffers is easily maintained by the CPU using a buffer chain descriptor structure in memory (see Figure 6-7).

This dynamic (pre) allocation of memory buffers results in efficient use of available storage when handling frames of widely varying sizes. Since the buffers are pre-allocated one block in advance, the system is not time critical.




Figure 6-6. Single Buffer Reception




Figure 6-7. Multiple Buffer Reception

### 6.4.9 Physical Link Interface

The Physical Link Interface to a CSMA/CD network includes the following functions: clock generation, data encoding, data decoding, carrier sensing, collision detection and transceiver handshake. The 82588 can be programmed to support either of two interfaces. In Mode 0 it supports a highly integrated interface that provides most of these functions on chip and requires minimum external support logic. In Mode 1 it supports a highly flexible interface, that is identical to the physical interface of the 82586 and requires external logic in order to connect to the link. The Physical Link layer functions are presented below in three groups: clock generation, data encoding and recovery; detecting carrier and collisions; handshake with the transceiver.

#### 6.4.9.1 CLOCK GENERATION/ENCODING/DECODING

In Mode 0, the user can provide the 82588 with an external sampling clock or provide it with a crystal and let the 82588 generate the sampling clock. The bit clock is generated internally from an external clock signal or from an on chip crystal oscillator that runs at  $8\times$  or  $16\times$  the data bit rate. The frequency range of the crys-

tal or the external clock can vary between DC and 16 Mbps. The clock must also be programmed to either  $8\times$  or  $16\times$  of the bit rates. In Mode 1, the 82588 receives externally generated Transmit Clock (TXC) and Receive Clock (RXC) at the exact bit rate. This frequency can vary from D.C. to 5 MHz.

#### ENCODING/DECODING

In Mode 0, the waveforms sent out by the 82588 on the TXD pin and received on the RXD pin, are programmable to be either Manchester, Differential Manchester or NRZI encoded. The idle state of the signal is high.

In Mode 1, the 82588 transmits and receives NRZ encoded data, that is synchronized to the respective clocks. Encoding/decoding to/from different schemes is done externally. The 82588 can be programmed to generate Manchester encoded data in this mode (in the frequency range of 1–5 Mbps).

Figure 6-8 depicts various kinds of data encoding methods implemented in the 82588.

Figure 6-9 illustrates the encoding rules for these methods.




Figure 6-8. 82588 Data Encoding Methods

Encoding Method	Mid Bit Cell Transitions	Bit Cell Boundary Transitions
NRZ	do not exist	identical to original data
NRZI	do not exist	exist only if original data bit equals 0. Dependent on present encoded signal level: to 0 if 1 to 1 if 0
MANCHESTER	exist for every bit of the original data: from 0 to 1 for 1 from 1 to 0 for 0	exist for consequent equal bits of original data: from 1 to 0 for 1 from 0 to 1 for 0
DIFFERENTIAL MANCHESTER	exist for every bit of the original data. Dependent on present Encoded signal level: to 0 if 1 to 1 if 0	exist only if original data bit equals 0. Dependent on present Encoded signal level: to 0 if 1 to 1 if 0

Figure 6-9. 82588 Data Encoding Rules

6.4.9.2 CARRIER SENSE/COLLISION DETECT

CARRIER SENSE

Carrier Sense indicates that there is activity on the link, i.e., the signal from a transmitting station has reached the station that is checking.

In Mode 0, Carrier Sense signal is generated internally from the incoming data. In this mode carrier sense is consider active after detection of 3 consecutive edges. Carrier is considered productive after:

DIFF/MANCHESTER - 1.5 bit times of high level.

NRZI - 8 bit times of high level.

In Mode 1, the 82588 can be programmed to either generate Carrier Sense internally (for transceivers that generate RXC only during actual reception) or accept it from the outside, via the CRS# pin. The Carrier Sense may undergo noise filtering, i.e., it must be present for a programmable number of bit times before it is considered valid.

COLLISION DETECTION

Collision Detect indicates that two or more stations are transmitting simultaneously. When a collision is detected during transmission, the 82588 jams the link, stops transmitting and goes into backoff. Jamming will not start unless preamble transmission is first completed. Collisions are detected during receptions, causing a receive frame abortion. (Only when not in external loop-

back mode). The 82588 can be programmed to detect collisions internally or to accept it from the outside, via the CDT# pin. The Collision Detect signal may undergo filtering, similar to Carrier Sense.

COLLISION DETECTION BY CODE VIOLATION

In Mode 0, a collision is detected internally when the receive data experiences code violations (Manchester, Differential Manchester or NRZI) while the station is transmitting.

A code violation occurs if any of the following is detected:

×8 Manchester - Pulse width:  
1/8 to 2/8 or 11/8 to 12/8  
"0" level for 13/8 or more  
Missing mid-bit-cell transition

×16 Manchester - Pulse width:  
1/16 to 5/16 or  
11/16 or  
21/16 to 24/16  
"0" level for 25/16 or more  
Missing mid-bit-cell transition

NRZI - A transition that is 1/4 bit time or more out of phase. More than two transitions in half bit cell

COLLISION DETECTION BY BIT COMPARISON

An additional mechanism of bit comparison is provided. This mechanism compares the "signature" of the transmitted data to the signature of the received data for the duration of the collision window (one slot time). (Wherever 588 configured to internal collision detection.)



A collision is reported if, after the transmission of the Opening Flag, any of the following conditions becomes true:

1. Half a slot-time has elapsed and Carrier Sense did not go active.
2. Half a slot-time + 16 bit times have elapsed and an opening flag was not yet recognized (16 bit times are a margin factor).
3. Carrier Sense went inactive after an opening flag was received - Transmit still active.
4. Collision window has elapsed and Transmit signature differs from Receive signature.

In mode 1, internal collision detect works only with transceivers that do not return the transmitted signal. In that case, detection of a carrier during transmission indicates a collision.

**NOTE:**

For broadband applications the slot time is usually twice the round trip delay.

## 6.5 82588 NETWORK MANAGEMENT AND DIAGNOSTIC FUNCTIONS

The 82588 includes a set of features for improving reliability and testability.

The 82588 offers four diagnostic services: first, monitoring the transmission and reception of frames; second, gathering statistics and diagnostics about the network; third, diagnostic support for a particular station on the network; fourth, a means to test the proper operation of the chip itself.

### 6.5.1 Transmission/Reception Error Reporting

The 82588 stores status information after completing transmission or reception of every frame. If transmission or reception is successful, the OK status bit is set. If transmission is unsuccessful, the cause is given in the status registers.

The 82588 reports on the following events after each transmitted frame:

- Lost Carrier Sense: Carrier sense signal did not become active or was lost during transmission.
- Lost Clear-to-Send: Clear to send signal was removed during transmission.

- DMA underrun occurred because the system bus did not keep up with the transmission.
- The number of collisions equals the maximum allowed.

Any of these events causes the report of an unsuccessful transmission.

The 82588 checks each incoming frame and reports on the following errors:

- CRC error: incorrect CRC in a well aligned frame.
- Alignment error: incorrect CRC in a misaligned frame. A misaligned frame with a correct CRC is not reported by the 82588. (Considered a good frame.)
- Frame too short: the frame is shorter than the configured value for minimum frame length.
- No EOF flag: valid only in Bitstuffing mode, carrier went inactive before EOF flag detection.
- Overrun: the frame was not completely placed in memory because the system bus did not keep up with coming data.

The occurrence of any of these events causes the report of an unsuccessful reception.

### 6.5.2 Network Planning and Maintenance

To perform proper planning, operation, and maintenance of a communication network, the network management entity must accumulate information on network behavior. The 82588 provides a rich set of network diagnostics that can serve as the basis for a network management entity. The features include: gathering network activity information, saving all frames that appear on the link (optional), and locating opens or shorts on the link.

Network activity information is provided in the status available to the host after each frame is transmitted. The activity indicators are:

1. Number of collisions: the number of collisions the 82588 experienced in attempting to transmit this frame.
2. Deferred transmission: indicates if the 82588 had to defer to traffic on the link during the first transmission attempt.

The 82588 can be configured in the Promiscuous Mode. In this mode the 82588 captures all frames transmitted on the network regardless of the Destination Address. This mode is useful in implementing a monitoring station to capture all frames for network analysis.

The 82588 is capable of determining if there is a short or open circuit anywhere in the network using the Time Domain Reflectometry (TDR) command. When a TDR command (see section "Controlling the 82588") is issued, the chip transmits a pulse train and measures the reflection return time. If the network is properly terminated, there are no reflections so the timer runs out and the user is notified that there are no link problems. If a problem is detected, the distance to the reflection source and reason (short or open) are reported.

### 6.5.3 Station Diagnostics

To support Station Diagnostics, the 82588 can be configured to External Loopback.

In this mode the 82588 operates full duplex at full speed. The actual maximum throughput depends on bit rate and system bus speed. The transmitter to receiver interconnection can be placed anywhere between the 82588 and the link.

### 6.5.4 82588 Self Testing

The 82588 provides several features for self testing.

The 82588 can be configured to Internal Loopback. In this mode, the 82588 disconnects itself from the internal or external Serial Interface Units, and any frame transmitted is received immediately. The 82588 connects the Transmit Data to the Receive Data signal and the Transmit Clock to the Receive Clock. The 82588 can be configured in the External loopback mode. In this mode, the Transmitted signal at full data rate comes out at the TxD pin and can be returned to the RxD pin through any external circuitry. This works full duplex at the full data rate. It tests the complete transmitter, receiver and the external path. Equality between the transmitted and received frames implies that a large portion of the chip operates correctly. In addition, internal loopback can be used in conjunction with inhibiting the source address insertion and/or CRC insertion by the chip. For example, in internal loopback, if a frame is transmitted with an erroneous CRC (using CRC inhibition), the CRC checking mechanism must detect a CRC error. In internal loopback the transmission and reception occurs at one fourth the programmed data rate. The Dump Command causes the 82588 to write 63 bytes of its internal registers to memory. This is a very powerful capability that can serve as the basis for comprehensive diagnostics.

There are parts of the chip, in particular the logic, that uses the Backoff random number generator that cannot be checked from the outside. The Diagnose Command initiates a self test procedure that exercises these otherwise inaccessible registers and counters, and reports the result.

## 6.6 INITIALIZING/CONFIGURING THE 82588

### 6.6.1 Initializing the 82588

A hardware or software reset brings the 82588 to its initial state where the 82588 is put into the idle state with the transmitter, receiver clock generator, interrupts, etc., inactive. To use the 82588 it has to be configured with a set of parameters.

### 6.6.2 Configuring the 82588

This is done using the CONFIGURE command. This command initiates the writing of the configuration parameters into the 82588 using DMA. The configuration parameters are shown in Figure 6-10.

Configurable Parameters	Default Values on Reset
1. Serial Interface	*
2. Sampling Rate	*
3. Oscillator Range	*
4. FIFO Limit	*
5. Chaining	*
6. Buffer Length	0
7. Preamble Length	8
8. Address Length	6
9. No Source Address Insertion	0
10. Promiscuous Mode	0
11. Broadcast Disable	0
12. CRC-16/CRC-32	0
13. No CRC Insertion	0
14. Padding	0
15. Bitstuffing/EOC	0
16. Min Frame Size	64
17. Interframe Spacing Time	96
18. Slot Time	512
19. Number of Retries	15
20. Linear Priority	0
21. Back-off Method	0
22. Manchester/NRZI	0
23. Diff. Manch/Manchester	0
24. CRS Filter	0
25. Internal CRS	0
26. CDT Filter	0
27. CDBBC	0
28. Internal CDT	0
29. INT Loopback	0
30. EXT Loopback	0
31. Transmit on No CRS	0
32. Exponential Priority	0

\*these parameters must be configured after RESET  
**Figure 6-10. Configuration Parameters**

BYTE	BIT							
	7	6	5	4	3	2	1	0
0	BYTE COUNT (L.S.B)							
1	BYTE COUNT (M.S.B)							
2	CHNG	SERIAL MODE	SMPPLG RATE	OSC RANGE	FIFO LIMIT			
3	BUFFER				LENGTH			
4	EXT LP.BCK	INT LP.BCK	PREAM LEN		NO SRC ADD INS	ADD LEN		
5	BOF METD	EXP	PRIQ	DIF.MAN /MAN	LIN PRIQ			
6	INTER		FRAME	SPACING				
7	SLOT TIME (L)							
8	RETRY NUMBER				CDBBC	SLOT TIME (H)		
9	PAD	BIT STUFF	CRC16	NCRC INS	TON NCRS	MAN /NRZ*	BC DIS	PRM
10	CDT SRC	CDTF		CRS SRC	CRSF			
11	MINIMUM			FRAME	LENGTH			

CONFIG PARAMETER FORMAT

231368-8

Figure 6-11. Configuration Block

All but 5 parameters have a default value after reset. Figure 6-11 shows the configuration block in memory on issuing the configure command. The first two bytes contain the number of bytes (byte count) which follow. Note that all the parameters not having a default value on reset are contained in the first bytes after the byte count field. The minimum byte count is 1 and maximum 10 - values greater than 16 are interpreted as module 16. (Meaning only the 4 lsb bits are used). After reset a configure command with byte count of minimum 1 is essential for the operation of the 82588.

### 6.6.3 Configuration Parameters

#### 1. Serial Interface Mode - Byte 2, Bit 6

This bit selects between high integration (mode 0) and high speed (mode 1) modes. It also selects the function of the  $\overline{TXC}/X1$ ,  $\overline{RXC}/X2$  and  $TCLK/CRS$  pins.

In High Integration Mode, the 82588 generates its Internal clock from the x1, x2 input; encodes/decodes the data waveform (either Manchester, Differential Manchester or NRZI); generates the Carrier Sense and (optionally) the Collision detect from the incoming RXD signal.

In High Speed Mode, the Clock Generation, Data Encoding/Decoding, Carrier Sense and Collision Detect, are generated externally.

0 - mode 0, high integration

1 - mode 1, high speed

Default setting: None

#### 2. Sampling Rate - Byte 2, Bit 5

Valid only in High Integration Mode. It specifies the ratio between the frequency of the sampling (serial) clock and the data bit rate:

0 -  $8\times$

1 -  $16\times$

Default setting: None

#### 3. Oscillator Range - Byte 2, Bit 4

Valid only in High Integration Mode. It specifies the frequency range of the sampling (serial) clock:

0 - high range (1 - 16 MHz)

1 - low range (DC - 1 MHz)

Default setting: None

4. **FIFO - Limit - Byte 2, Bits 0-3**  
 Specifies the byte count in the 16 byte FIFOs at which the 82588 is to resume requests for transfer of data to/from memory. This parameter is used for the Transmit FIFO - it's 2's complement is used for the Receive FIFO.  
 Default setting: None
5. **Chaining - Byte 2, Bit 7**  
 If this bit is set, the 82588 switches the DMA during reception channel whenever the number of bytes transferred to memory equals the Buffer Length parameter.  
 0 - Single Buffer reception  
 1 - Multiple Buffer reception  
 Default setting: None
6. **Buffer Length - Byte 3, Bits 0-7**  
 Specifies the length of the buffer, after which the DMA channel is switched. This parameter is only valid when the Chaining bit is set. It is specified in units of 4 bytes. Buffer length of 0 is interpreted as 1024 bytes.  
 Default setting: 0 (= 1024 bytes)
7. **Preamble Length - Byte 4, Bits 4-5**  
 Selects the length of the Preamble (including the SFD).  
 00 - 2 bytes  
 01 - 4 bytes  
 10 - 8 bytes  
 11 - 16 bytes  
 Default setting: 10 (= 8 bytes)
8. **Address Length - Byte 4, Bits 0-2**  
 Determines the length, in bytes, of the address that the 82588 refers to. This applies to source, destination, Multicast, and broadcast addresses. Address length of 7 is treated as zero.  
 Default setting: 6 bytes
9. **No Source Address Insertion - Byte 4, Bit 3**  
 0 - Source address is inserted by the 82588 during transmission  
 1 - Source address insertion is disabled (source address is provided by the user in the transmit block)  
 Default setting: 0
10. **Promiscuous Mode - Byte 9, Bit 0**  
 When set, causes 82588 to receive all frames regardless of their destination address.  
 0 - Promiscuous mode off  
 1 - Promiscuous mode on  
 Default setting: 0
11. **Broadcast Disable - Byte 9, Bit 1**  
 Disables reception of any frame with a broadcast destination address. Protects against overloading stations with limited resources. Note that when promiscuous mode (when set) is on, Broadcast is always enabled.  
 0 - Broadcast enabled  
 1 - Broadcast disabled  
 Default setting: 0
12. **CRC-16/CRC-32 - Byte 9 Bit 5**  
 0 - 32 bit Autodin - 11 CRC (IEEE 802.3)  
 1 - 16 bit CCITT CRC (HDLC)  
 Default setting: 0
13. **No CRC Insertion - Byte 9, Bit 4**  
 0 - CRC is inserted by the 82588 after the information field  
 1 - No CRC insertion (CRC is provided by the user)  
 Default setting: 0
14. **Padding - Byte 9, Bit 7**  
 Valid for bitstuffing only. If padding is set, the frames shorter than 1 slot time will be padded with flags to the shortest frame that is longer than 1 slot time.  
 0 - Padding off  
 1 - Padding on  
 Default setting: 0
15. **Bitstuffing/EOC - Byte 9, Bit 6**  
 0 - End of Carrier Framing (i.e., IEEE 802.3)  
 1 - Bitstuffing Framing (HDLC, with 01111110 flag and zero bit insertion/deletion)  
 Default setting: 0
16. **Min-Frame-Size - Byte 11, Bit 0-7**  
 The minimum frame size, (not including preamble) in bytes. The 82588 sets a status bit if a shorter frame is received. Note that frames shorter than 6 bytes are discarded with no status update.  
 Default setting: 64 bytes
17. **Interframe Spacing - Byte 6, Bits 0-7**  
 Specifies the time period, in bit times, that the 82588 must wait after detecting that the Carrier Sense dropped and before it can begin transmission or reception of a frame. The minimum value is 12 and any value less than that will default to 12.  
 Default setting: 96

18. Slot Time - Byte 7, Bits 0-7; Byte 8, Bits 0-2  
 The slot time for the network, in Bit Times. This value is used in calculating backoff and Linear Priority delays. It must be longer than the maximum roundtrip time of a frame in the network plus the jam time. Zero is interpreted as 2\*\*11.  
 Default setting: 512
19. Number of Retries - Byte 8, Bit 4-7  
 The maximum number of retries, due to collisions, that the 82588 performs. This information gives the CPU the choice of aborting transmission after a programmed number of collisions.  
 Default setting: 15
20. Linear Priority - Byte 5, Bit 0-2  
 The number of slot times that the 82588 waits after Inter Frame Spacing or after Backoff, before enabling transmission. A higher number reduces the priority.  
 Default setting: 0
21. Backoff Method - Byte 5, Bit 7  
 Determines the method for starting the backoff timer:  
 0 - According to the IEEE 802.3 standard; immediately after the end of transmission  
 1 - After the interframe spacing period expires  
 Default setting: 0
22. Manchester/NRZ(I) - Byte 9, Bit 2  
 This bit specifies the data encoding/decoding method - it is mode dependent:
- |     | High Integration | High Speed      |
|-----|------------------|-----------------|
| 0 - | NRZI (*)         | NRZ             |
| 1 - | Manchester       | Manchester (**) |
- \* Bitstuffing should also be applied  
 \*\* Manchester encoding is performed on transmitted data (TXD)  
 NRZ data should, however, be provided for reception (External Manchester decoding)
23. Differential Manchester/Manchester - Byte 5, Bit 3  
 Valid only in High Integration Mode provided that Manchester is set in preceding parameter. This bit specifies the data encoding/decoding method:  
 0 - Manchester  
 1 - Differential Manchester  
 Default setting: 0
24. CRS - Filter - Byte 10, Bits 0-2  
 Specifies the required width of CRS in bit times, before it is recognized as being active. Carrier sense deactivation is recognized immediately.  
 Default setting: 0
25. CRS Source - Byte 10, Bit 3  
 Valid only in High Speed Mode. Specifies whether Carrier Sense is to be performed internally or externally (via CRS pin).  
 0 - External  
 1 - Internal  
 Default setting: 0
26. CDT-Filter - Byte 10, Bit 4-6  
 Specifies the required width of CDT, in bit times, before it is recognized that a collision has occurred.  
 Default setting: 0
27. CDT Source - Byte 10, Bit 7  
 Specifies for both High Integration and High Speed Modes whether Collision Detect is to be performed internally or externally (via CDT pin):  
 0 - External  
 1 - Internal  
 Default setting: 0
28. CDBBC - Byte 8, Bit 3  
 Valid only in High Integration Mode. Specifies whether Collision Detect by Bit Comparison is to be performed.  
 0 - CDBBC off  
 1 - CDBBC on  
 Default setting: 0
29. INT - Internal Loopback - Byte 4, Bit 6  
 When set, the 82588 disconnects itself from the serial link and logically connects TXD to RXD and TXC to RXC.  
 Note: If set, it overrides EXT-loopback  
 0 - Internal Loopback off  
 1 - Internal Loopback on  
 Default setting: 0
30. EXT - External Loopback - Byte 4, Bit 7  
 When set, the 82588 will transmit and receive simultaneously, at full rate. This allows checking of external hardware as well as the serial link to the transceiver interface. The user is responsible for external transmit-receive interconnection. It is overridden by INT-Loopback.  
 0 - External Loopback off  
 1 - External Loopback on  
 Default setting: 0

- 31. Transmit on No CRS - Byte 9, Bit 3  
 When set, allows transmission even if there is no CRS back from the transceiver. Required for transceivers that do not return carrier during transmission.  
 0 - Transmit only when CRS present  
 1 - Transmit only when no CRS present  
 Default setting: 0
- 32. Exponential Priority - Byte 5, Bit 4-0  
 Extends the range from which the random number for back-off is selected (i.e., first collision is biased to a number different than 0, 1)  
 Default setting: 0


## 6.7 CONTROLLING THE 82588

This chapter specifies how to control the 82588, from the user's point of view. It starts with the definition of the command and status registers. It then specifies the behavior of the 82588 during execution of operations and reception of frames. The next chapter provides the detailed format and meaning of all the operations and their status.

The 82588 performs OPERATIONS, such as transmitting a frame, enabling reception, configuring the chip, performing diagnostics, or aborting an operation. An operation is initiated by the CPU, by writing a COMMAND into the command register in the 82588. There are three groups of operations: EXECUTION, RECEPTION, and STATUS POINTERS CONTROL (in addition to a Software Reset). The first two groups correspond to two logical units of the 82588: the EXECUTION UNIT and the RECEIVE UNIT. The third group provides control for the status registers.

There is a set of EVENTS that may occur asynchronously in response to commands (typically as a result of the behavior of the link). These events include: end of incoming frame, frame aborted, execution of a command is completed, execution aborted. The 82588 reports on these events by updating a set of status registers and raising the INTERRUPT signal. There are

Format:



231368-9

four status registers (STATUS 0 → STATUS 3), which are all read by the CPU, from the same address. An internal two bit POINTER is used to determine which register is being read. The pointer is advanced to the next status register automatically when status is read. It can also be set explicitly by a field in the command. Status pointer progress may be disabled by a command that fixes it to a particular status register and allows reading of the same register. Information read from any of the first 3 status registers is valid provided Interrupt signal is high or Bit 7 of Status 0 is set. Information of status register 3 is continuously updated, provided the register pointer is not fixed at three.

Status is updated and interrupt raised following an event only when the interrupt signal is low. When the interrupt is high, the CPU can read the status. The interrupt is cleared by a command from the CPU where the INTERRUPT ACKNOWLEDGE bit is set. Note that it is the responsibility of the CPU to clear interrupt in order to prevent a dead lock.

The 82588 interacts with the DMA controller via two REQUEST/ACKNOWLEDGE lines (referred to as two CHANNELS). The 82588 requests the transfer of bytes, and the DMA performs and acknowledges the transfer. Frames and parameters are transferred via the two channels from/to memory. Commands allocate a specific channel for each operation.

The 82588 can be configured to support receive buffer CHAINING. In this mode, two channels must be allocated to the reception of frames and the 82588 switches channels when a buffer is full. It issues a "Request Alternate Buffer" interrupt, in order to allow the CPU to set up the alternate buffer on the other channel.

### 6.7.1 The Command Register

This section specifies the format of the 82588 command set. A command is given to the 82588 by writing into the command register. The command can be issued at any time, but in case it is not accepted, the operation is treated like a NOP and will be ignored (although the INT and the PTR will be updated).

**6.7.1.1 OPERATIONS (BITS 0-3)**

The OPERATION field initiates a specific operation. There are three groups of operations that can be initiated independently: EXECUTION, RECEPTION, or STATUS POINTER CONTROL.

The 82588 implements the following EXECUTION operations (shown with their codes):

*	NOP	—	0
*	IA-SETUP	—	1
*	CONFIGURE	—	2
*	MC-SETUP	—	3
*	TRANSMIT	—	4
*	TDR	—	5
*	DUMP	—	6
*	DIAGNOSE	—	7
*	RETRANSMIT	—	12
*	ABORT	—	13

Execution operations except ABORT are accepted only when the Execution unit is IDLE. ABORT is only accepted if the Execution unit is active.

Following are the reception operations (and their codes):

*	RCV-ENABLE	-	8
*	ASSIGN ALT BUF (chaining only)	-	9
*	RCV-DISABLE	-	10
*	STOP-RCV	—	11


RCV-ENABLE is accepted only when the Receive Unit is IDLE. The other receive operations are only accepted if the Receive Unit is NOT IDLE.

Status Pointer Control Operation:

*	FIX PTR	—	15 (1)
*	RLS PTR	—	15 (0)

The bit in brackets is Bit #4 of the command (channel bit).

Format:



The last operation is software reset:

*	RESET	—	14
---	-------	---	----

RESET can always be issued. It has the same effect as a hardware reset.

Operations that are not accepted are simply ignored, (although INT and PTR are updated).

**6.7.1.2 CHANNEL ALLOCATION (BIT 4)**

The CH field selects the channel for the operation that is requested. Note this field applies only for IA-SETUP, CONFIGURE, MC-SETUP, (RE) TRANSMIT, DUMP and RCV-ENABLE. If the selected channel is already allocated the operation is ignored (acts like NOP).

**6.7.1.3 SETTING THE POINTER**

The PTR field specifies the new value of the internal pointer. The pointer selects the next status register to be read. It is advanced (module 4) automatically when status is read. Automatic advancement may be disabled by issuing the FIX PTR command.

**6.7.1.4 ACKNOWLEDGING INTERRUPT (BIT 7)**

The INT-ACK bit, if set, causes the interrupt hardware signal and the interrupt bit to be cleared. This is the only way to clear the interrupt bit and reset the interrupt signal other than by a reset.

**6.7.2 The Status Registers**

There are four Status Registers that may be read by the user. They are numbered 0-3. The register that the internal pointer points to, is read by doing a "read" from the 82588. STATUS 1 and STATUS 2 are also called "result Registers."

The 82588 provides the information about the last operation that was executed, or the last frame received, via the first three status registers. The fourth status register provides the state of the chip itself.

STATUS 0, STATUS 1, and STATUS 2 are only updated when INT = 0. STATUS 3 is updated whenever an update is needed. Status register 3 is not updated if the pointer is pointing to it.

### 6.7.2.1 STATUS 0

The first status register (STATUS 0) includes the interrupt bit and the cause of the interrupt. Information about the relevant channel is also provided.

#### 6.7.2.1.1 Event (Bits 0-3)

The event field specifies the reason why the 82588 needs attention of the CPU.

The following events may occur (shown with their codes):

- \* IA-SET-DONE - 1
- \* CONFIGURE-DONE - 2
- \* MC-SETUP-DONE - 3
- \* TRANSMIT-DONE - 4
- \* TDR-DONE - 5
- \* DUMP-DONE - 6
- \* DIAGNOSE-PASSED - 7
- \* END OF FRAME - 8
- \* REQUEST ALT BUFFER - 9 (chaining only)
- \* RECEPTION ABORTED - 10
- \* RETRANSMIT-DONE - 12
- \* EXECUTION-ABORTED - 13
- \* DIAGNOSE-FAILED - 15

#### 6.7.2.1.2 Channel (Bit 4)

The CH bit indicates which channel was allocated for the operation that caused the event. Valid for all events except for Request Alternate Buffer.

#### 6.7.2.1.3 Execution (Bit 5)

The EX bit indicates the completion of an execution operation. Event number 13 indicates the abortion of the operation.

#### 6.7.2.1.4 Receive (Bit 6)

The RCV bit indicates that the reception of a frame was completed, or a new buffer is required to allow reception to proceed. Event numbers 8-10 provide the details.

#### 6.7.2.1.5 Interrupt (Bit 7)

The INT bit is set together with the hardware interrupt signal. Setting the INT bit indicates the occurrence of an event. This bit is cleared by any command whose INT-ACK bit is set.

### 6.7.2.2 STATUS 1/STATUS 2 (RESULT REGISTERS)

These registers hold the result of completing an operation. STATUS 1 is the least significant byte and STATUS 2 is the most significant. The Result Registers are only updated when any of the following occur:

- TRANSMIT-DONE
- TDR-DONE
- RETRANSMIT-DONE
- END OF FRAME

### 6.7.2.3 STATUS 3

The last status register holds the state of the 82588: three lower bits for the Execution unit, five higher bits for the Receiver unit.

#### 6.7.2.3.1 Execution State (Bits 0-1)

The EX-CH field specifies the state of the Execution Unit. It can take one of the following values:

- 0 - IDLE: The Exec Unit is disabled
- 2 - ACTIVE: The Exec Unit is actively executing an operation
- 3 - ABORT IN  
PROG: The execution of an operation was aborted, but the completion event was not yet issued.



### 6.7.2.3.2 Exec Channel (Bit 2)

The EX-CH bit indicates which channel is allocated for transferring parameters from/to memory. It is only valid when the Execution Unit is active, performing a parametric execution.

### 6.7.2.3.3 Buffer Chaining - Number of Buffers (Bit 3-4)

Specifies the number of available buffers for reception, when configured to "Buffer Chaining." It can take one of the following values:

- 0 - no buffers are available
- 1 - one buffer is available (automatic on RCV-enable)
- 2 - two buffers are available

### 6.7.2.3.4 Receive State (Bits 5-6)

The RCV-STATE field specifies the state of the Receive Unit. It can take one of the following values:

- 0 — IDLE      The Receive Unit is disabled
- 1 — READY     The Receive Unit is set up for an incoming frame
- 2 — ACTIVE    The Receive Unit is actively transferring bytes to memory (provided buffer is available)
- 3 — STOP IN PROGRESS    The Receive Unit is active and will be disabled following the reception of current frame

### 6.7.2.3.5 Receive Channel (Bit 7)

The RCV-CH bit indicates which channel is allocated for transferring incoming data to system memory. It is valid only when the Receive Unit is NOT IDLE. When configured for Buffer Chaining, at least one buffer should be available. 82588 assumes that one buffer is available whenever the receiver is enabled. The DMA controller must be initialized and ready to transfer data prior to enabling the receiver.

## 6.7.3 Performing Execution Operations

The 82588 has a repertoire of 11 execution operations. These operations perform transmission, configuration, diagnostics and abortion. All the operations are initiated by writing into the Command Register. This causes the Execution unit to become Active. Some of the operations read parameters from memory.

The parameters (for IA-SETUP, CONFIGURE, MC-SETUP, TRANSMIT and RETRANSMIT) are organized in a block that starts with a 16 bit byte-count. The byte count specifies the length of the rest of the block. Before beginning the operation, the DMA pointer of the selected channel must point to the first byte of the byte count. There is no restriction on the memory structure of the frame as long as for every DMA request from the 82588 it receives the next byte of the frame. Transferring the bytes is the job of the DMA controller or the CPU. If the DMA does not keep up with transmission (i.e., causes an underrun), the transmission is terminated and an underrun is indicated.

The 82588 requests the 2 bytes of byte-count on the allocated channel and determines the length of the parameter block. It then requests the parameters and starts the execution of the operation.

Upon completion of the operation, (when interrupt is LOW) the Exec unit does the following: it updates STATUS 0; updates STATUS 1 and STATUS 2 (for TRANSMIT, TDR or RETRANSMIT); raises the interrupt signal; and goes IDLE.

The NOP operation is ignored, exactly like any operation that is initiated during the execution of another one.

The ABORT operation causes a request for abortion of the operation that is in progress. In some cases the operation cannot be aborted anymore (e.g., for a Transmit operation when the whole frame was already transmitted). In these cases the Abort operation is ignored. Non-parametric executions like: TDR and DIAGNOSE cannot be aborted.

The DUMP operation causes a set of internal registers to be written to memory over the allocated channel. It is completed by updating STATUS 0 and raising the interrupt.

## 6.7.4 Reception of Frames

The 82588 receives and passes to memory all frames whose address matches the individual, multicast or broadcast address. Reception of frames is pipelined, i.e., the reception of a frame can start before the end of frame processing of the previous frame is done. 82588 is configured to either "chaining" or "consecutive" mode. In consecutive mode the whole incoming frame is passed to a single buffer in memory via the allocated channel. In chaining mode, the frame is received and deposited in a series of fixed size buffers using the two available DMA channels alternately. The chained buffer size is configurable in steps of 4 bytes to a maximum of 1K bytes.

### 6.7.4.1 CONSECUTIVE MODE (SINGLE BUFFER MODE)

Before the reception starts, the DMA pointer of the respective channel points to the first byte of the available structure of the frame. Transferring the bytes is the job of DMA controller or the CPU.

If the receiver is ready and a frame arrives, the 82588 requests the transfer of bytes to memory, using DMA. After transferring all the bytes (addresses, control and information) the 82588 transfers two "frame status" bytes to memory. Upon completion of the reception, and when interrupt is LOW, the Receive Unit does the following: it updates STATUS 0 with an "end of Frame" event; loads the frame byte count, which includes the frame status bytes, into STATUS 1 and STATUS 2; raises the interrupt signal; and goes to READY state. (The DMA Controller points to the byte following the frame status.)

If the receiver is not ready when the first byte of the frame arrives, then the frame is not received. No status is updated. Disabling reception after the first byte has passed to memory, causes the rest of the frame to be ignored. An INTERRUPT with "Receive Aborted" event is issued.

Reception can begin even when the interrupt that indicates the completion of execution or reception is still pending. This capability allows pipelining of the transfer to memory of a frame by the 82588 and the DMA controller, with the CPU handling the completion of the previous execution or reception (including the interrupt latency). The entire frame gets deposited in a single memory buffer of 64K bytes maximum size.

### 6.7.4.2 CHAINING MODE (MULTIPLE BUFFER MODE)

Before the reception starts, the DMA pointer of the first DMA channel points to the first byte of the available buffer. If receiver is ready (one buffer allocated) and a frame arrives, the 82588 generates an interrupt with a "Request Alternate Buffer" event that notifies the CPU to allocate an additional buffer. Simultaneously, the 82588 requests the transfer of bytes to memory. Note that if an additional buffer is available when the first byte arrives, then the "Request Alternate Buffer" event is not issued. This may happen when more than one frame is received sequentially.

When the currently used buffer is full and an additional buffer is available the 82588 makes it the current one (i.e., switches buffers) and continues transferring bytes to memory using the other DMA channel. If an additional buffer is not available, the receiver deasserts the DMA Request signal and suspends further data transfers to memory. The CPU should then provide another buffer or disable receive. If a new buffer is provided,

byte transfers to memory continues. If a Disable Receive command is issued then the rest of the frame is ignored.

This process of switching from channel to channel continues until the end of the frame arrives. At this point, two "frame status" bytes are transferred to memory; buffer switch occurs; STATUS 0 is updated; the byte count of the frame is loaded into STATUS 1 and STATUS 2; if a new buffer is available, then the 82588 is ready to receive the next frame. Otherwise, reception is suspended. In both cases, and End of Frame event is issued.

If the receiver is not ready, when the first byte of the frame arrives, then the whole frame is ignored - status is not updated. Disabling reception after the first byte was passed to memory causes the rest of the frame to be ignored, and an interrupt with "Receive Aborted" event to be issued.

If reception is suspended (Ready, but with no buffers assigned) when the first byte of the frame arrives, the receiver interrupts the CPU for a buffer. The user may provide a buffer or disable Reception.

## 6.8 OPERATIONS AND STATUS

This section specifies all the operations that the 82588 can execute and the events it can generate. The semantics, as well as the format of the parameters, status, and result, are specified. The 4 bit op-code is shown in parentheses.

The value of byte count (where applicable) does not include the 2 bytes of the field itself. All shaded areas mean they are "reserved."

### 6.8.1 Operations

#### 6.8.1.1 NOP (00)

This operations does not affect the 82588. It has no parameters and no result.

#### 6.8.1.2 IA-SETUP (01)

This operation sets up the individual address of the 82588. This address is inserted as the source address during transmission and used for address filtering during reception. (Both can be disabled via configuration parameters.) The Byte Count should match the "Address Length" configuration parameter. The length of the address (in bytes) that is set up is determined by the minimum of:

"Address Length" configuration parameter or the value of the Byte Count field.


Only the 4 least significant bits of the byte count are used.

# 82588 REFERENCE MANUAL

**NOTE:**

The first bit of the first byte must be a zero.

The format of the parameter is as follows:



An interrupt with the event IA-SETUP-DONE is issued when this operation is done (unless ABORT was executed in the meantime).


the byte count. If the byte count is less than 10, then only part of the parameters are updated. Only the least significant 4 bits of byte count are used.

### 6.8.1.3 CONFIGURE (02)

This operation configures the 82588. The length of the configurations block that is modified is determined by

Note that 3 bits (Mode, SEMPLG RATE, and OSC RANGE) have an effect only during the first Configure command after RESET.

The format of the parameters is as follows:



The interpretation of the fields is as follows:

Byte 0	FIFO Limit (Bits 0–3) OSC RANGE (Bit 4) SMPLG RATE (Bit 5) MODE (Bit 6) CHAINING (Bit 7)	FIFO limit High or low frequency range of oscillator Sampling rate. $8\times$ or $16\times$ external oscillator High integration or high speed mode Receive buffer chaining
Byte 1	BUFFER LENGTH	Buffer length used for chaining
Byte 2	ADR LEN (Bits 0–2) NO SRC ADDR INS (Bit 3) PREAM LEN (Bits 4–5) INT LP BCK (Bit 6) EXT LP BCK (Bit 7)	Address length Address control location Preamble length Internal Loopback External Loopback
Byte 3	LIN PRIO (Bits 0–2) DIF MAN/MAN (Bit 3) EXP PRIO (Bits 4–6) BOF METD (Bit 7)	Linear priority Differential/Manchester Encoding Exponential Priority Exponential backoff method
Byte 4	INTER FRAME SPACING	Inter frame spacing
Byte 5	SLOT TM (L)	Slot time, low byte
Byte 6	SLOT TM (H) (Bits 0–2) CDBBC (Bit 3) RETRY NUM (Bits 4–7)	Slot time, high part Collision Detection by bit comparison Number of transmission retries on collision
Byte 7	PRM (Bit 0) BC DIS (Bit 1) MANCH/NRZ (Bit 2) TON NCRS (Bit 3) NCRC INS (Bit 4) CRC-16/CRC-32 (Bit 5) BIT STF (Bit 6) PAD (Bit 7)	Promiscuous mode Broadcast disable Manchester/NRZ or Manchester/NRZI encoding Transmit on NO CRS No CRC insertion CRC type Bit stuffing Padding
Byte 8	CRSF (Bit 0–2) CRS SRC (Bit 3) CDTF (Bits 4–6) CDT SRC (Bit 7)	Carrier sense filter bits Carrier sense source Collision detect filter bits Collision detect source
Byte 9	MIN FRAME LEN	Minimum frame length

A Configure-Done interrupt is issued when the operation is done (unless ABORT was executed in the meantime).

#### 6.8.1.4 MC-SETUP (03)

This operation clears and sets up a new 64 bit Multicast Address table. The parameter block may include a number of MC-addresses. Each contributes one bit to the Hash Table.

The first byte of the n-th MC-address in the parameter block begins at byte number  $n \times AL + 1$ , where AL is


the “Address Length” configuration parameter and n is a integer counting from zero.

#### NOTE:

The least significant bit in the first byte of EACH MC address must be a ONE.

The number of MC addresses that are set up during the operation is equal to Byte Count divided by AL, rounded down, i.e., if the last MC address is incomplete, it is ignored.

The format:



The MC-Setup-Done interrupt is issued after completing this operation (unless ABORT was executed in the meantime).

6.8.1.5 TRANSMIT (04)

This operation transmits one frame. The parameter block includes the following parameters:

- Destination Address—length determined by the “Address Length” configuration parameter.
- Source Address— **ONLY IF** the no source address insertion configuration parameter is one. The length is determined by “Address Length”.


- Information—

The length is determined by the Byte Count minus Destination Address Minus Source Address (if any) minus CRC (if any).

- CRC—

**ONLY IF** the “No-CRC-insertion” configuration parameter is one. The length is determined by the “CRC-16/32” parameter.

To summarize, the typical transmit operation parameter block includes the Destination Address, and Information fields:



The transmit operation will either complete the execution or be aborted by a specific ABORT operation. A Transmit-Done or "Execution Aborted" interrupt is issued upon completion of this operation.

### 6.8.1.6 TDR (05)

This operation activates the Time Domain Reflectometer, which is a mechanism to detect open or short circuits (and their distance from the diagnosing station) on the link. There are no parameters. A TDR-Done interrupt is issued upon completion.

### 6.8.1.7 DUMP (06)

This operation causes dumping of a set of internal registers. There are no parameters. The 63 registers are dumped to memory on the assigned channel.

The DUMP operation will either complete the execution or be aborted by a specific ABORT operation. A DUMP- DONE or "Execution Aborted" interrupt is issued upon completion of this operation.

### 6.8.1.8 DIAGNOSE (07)

The Diagnose Command checks the 82588 timers hardware which includes:

- \* Exponential Backoff Random Number Generator.
- \* Exponential Backoff Timeout Counter.
- \* Slot Time Period Counter.
- \* Collision Number Counter.
- \* Exponential Backoff Shift Register.
- \* Exponential Backoff Mask Logic.
- \* Time Trigger Logic.

### 6.8.1.9 RETRANSMIT (12)

This operation is almost identical to the TRANSMIT operation. The only difference is the RETRANSMIT does not reset the retry counter and the exponential back-off mechanism.

The Retransmit operation will either complete the Execution or be aborted by a specific ABORT operation. A RETRANSMIT-DONE or "Execution Aborted" is issued upon completion of this operation.

### 6.8.1.10 ABORT (13)

This operation causes the attempt to abort the completion of an operation under execution. It is valid for: IA-SETUP, CONFIGURE, MC-SETUP, (RE)TRANSMIT and DUMP. It is ignored for any of the above, if the transfer of parameters was completed.

### 6.8.1.11 RCV-ENABLE (8)

This operation enables the reception. It is ignored if the receive state is already Ready or Active.

The 82588 receives only frames that pass the address filtering. The frame and its status are placed in memory (by the DMA Controller or CPU) and the byte count of the frame is placed in the Result Registers. The completion of frame reception causes an "End of Frame" event.

### 6.8.1.12 ASSIGN ALTERNATE BUFFER (9)

This operation assigns an alternate buffer if reception is ready (and the chip is configured to chaining mode). This operation may be issued when an execution is active and the Ex channel is used for transfer of parameters. In this case ASSIGN ALT BUF will cause the execution to be aborted (the same as ABORT operation). If the on-going execution is thus aborted, an "execution-aborted" interrupt occurs after the reception is complete. An executing command so aborted can then be restarted.

This operation has no parameters and no results. It is usually issued by the CPU following a "Request Alternate Buffer" event.

### 6.8.1.13 RCV-DISABLE (10)

This operation causes the reception to be disabled. If transfer of a frame to memory has already begun, then it causes a Reception Aborted event. It has no parameters and no results.

### 6.8.1.14 STOP-RCV (11)

This operation requests the disabling of reception. If reception is actually in progress, then it will continue until the end of the frame. If the reception is not in progress, then this command acts like the RCV-DISABLE command.

### 6.8.1.15 RESET (14)

This command resets the chip. It has the same effect as hardware reset. Note that the reset command does not reset bits of status registers 0, 1 and 2 other than the Int. field.

### 6.8.1.16 FIX PTR (1, 15)

This operation stops the cyclic progress of the read pointer of the STATUS Registers. The pointer is assigned to the register specified in the Pointer Field of the Command.

The channel bit must be set to "1". After this command every read from the status port accesses only the selected (PTR) register. Status 3 register updates stop when it is selected.

#### 6.8.1.17 RLS PRT (0, 15)

This operation releases the assignment of the read pointer to a specific status register and restores the cyclic progress mode (any read advances the pointer to the next register).

The channel bit must be set to "0". This command with pointer = 0 is executed automatically on reset.

## 6.8.2 Illegal Commands

### 6.8.2.1 ILLEGAL EXECUTIONS

#### 6.8.2.1.1 Non-parametric Executions (TDR, DIAGNOSE, ABORT)

TDR, Diagnose will be rejected if the Execution Machine is not idle.

Abort is rejected if issued when Execution Machine is not active, or a non-parametric execution is performed, or transfer of parameters has already been accomplished.

#### 6.8.2.1.2 Parametric Executions

Will be rejected if one of the following exists:

1. Execution Machine is not idle.
2. The Exec Channel equals the RCV Channel and the RCV Machine is not idle, and it is either configured for Non-chaining Mode or it has at least one channel.
3. The RCV Machine is configured for chaining and it is either active or has been assigned both channels.

### 6.8.2.2 ILLEGAL RCV COMMANDS

#### 6.8.2.2.1 Receive Enable

Will be rejected if one of the following exists:

1. Receive Machine is not idle.
2. The RCV Channel equals the Exec Channel and the Exec Machine already performs a parametric execution.

#### 6.8.2.2.2 Assign Alternate Buffer

Will be rejected if one of the following exists:

1. The RCV Machine is not configured for Buffer Chaining.
2. The RCV Machine is in IDLE state.
3. An alternate buffer is already assigned.

#### 6.8.2.2.3 Receive Disable & Stop Receive

Will be rejected if the RCV Machine is in IDLE state.

## 6.8.3 Event Statuses

This section specifies all statuses that indicate the occurrence of events. This status is always accompanied by an interrupt bit.

### 6.8.3.1 IA - SETUP-DONE (01)

This event indicates the completion of an IA-SETUP operation.

### 6.8.3.2 CONFIGURE-DONE (02)

This event indicates the completion of a CONFIGURE operation.


### 6.8.3.3 MC-SETUP-DONE (03)

This event indicates the completion of an MC-SETUP operation.

**6.8.3.4 TRANSMIT-DONE (04)**

This event indicates the completion of the TRANSMIT operation.

The two Result Registers provide information about errors and other diagnostic information. The format of the Result Registers is as follows:



Where:

**NUMBER OF COLL** : Number of collisions the frame has experienced (modulo 16).

**MAX COLL** : Transmission failed due to a collision. The configured number of retries is exhausted.

**HRT BEAT** : Collision detect test passed after the previous frame.

**TX DEF** : Transmit deferred due to link activity.

**UNDERRUN (\*)** : Indicates that the DMA did not keep up with transmission data rate.

**LOST CTS (\*)** : Clear-to-Send lost during transmission.

**LOST CRS (\*)** : Carrier Sense lost during transmission, or not set until end of preamble.

**TX OK** : Transmission executed okay.


**COLL (\*)** : The transmission of the last frame experienced a collision.

“Number of Collisions” provides redundant information. The setting of one of the bits marked (\*) will cause TX-OK bit to be reset.

**6.8.3.5 TDR-DONE (05)**

This event indicates the completion of a TDR operation.

The Result Registers indicate whether there is a problem, which type and where.



Where:

**TDR** : Twice the radial distance between the 82588 and the location of the problem (in bit times).

**SHORT** : Indicates there is a short circuit on the transmission line. (Carrier Sense Signal dropped)

**OPEN** : Indicates the transmission line is not properly terminated. (Collision Detect went active)

**XCVR** : Indicates a transceiver problem. (Carrier Sense was inactive for 2048 bit time period)

**OK** : Indicates that no problem was found.

**6.8.3.6 DUMP-DONE (06)**

This event indicates that the DUMP operation is completed. The result registers are not updated. Contents of 63 internal registers are transferred to memory on the allocated channel.



## 82588 REFERENCE MANUAL

The format of the dumped registers is as follows:

7	6	5	4	3	2	1	0	
CHNG	SERIAL MODE	SMP LG RATE	OSC RANGE			FIFO LIMIT		00
		BUFFER		LENGTH				01
EXT LP.BCK	INT LP.BCK	PREAM LEN		NO SRC ADD INS	ADD LEN			02
BOF METD	EXP	PRI0	DIF.MAN /MAN		LIN PRI0			03
	INTER		FRAME	SPACING				04
	SLOT TIME (L)							05
	RETRY NUMBER			CDBBC	SLOT TIME (H)			06
PAD	BIT STUFF	CRC16	NCRC INS	TON NCRS	MAN /NRZ*	BC DIS	PRM	07
CDT SRC	CDTF		CRS SRC		CRSF			08
	MINIMUM		FRAME	LENGTH				09
1	1	1	1	1	1	1	1	0A
			IAR0					0B
			IAR1					0C
			IAR2					0D
			IAR3					0E
			IAR4					0F
			IAR5					10
TX DEF	HRT BEAT	MAX COLL	0	NUM OF COLLISIONS				11
RCNT COLL	0	TX OK	0	0	LOST CRS	LOST CTS	UNDER RUN	12
		TXCRC0					13	
		TXCRC1					14	

231368-17

# 82588 REFERENCE MANUAL

7	6	5	4	3	2	1	0	
				TXCRC 2				15
				TXCRC 3				16
				RXCRC 0				17
				RXCRC 1				18
				RXCRC 2				19
				RXCRC 3				1A
				TMPR 0				1B
				TMPR 1				1C
				TMPR 2				1D
				TMPR 3				1E
				TMPR 4				1F
				TMPR 5				20
SHRT FRM	NO EOF	1	1	1	1	1	1	21
1	0	RX OK	1	CRC ERR	ALN ERR	0	OVER RUN	22
				HASHR 0				23
				HASHR 1				24
				HASHR 2				25
				HASHR 3				26
				HASHR 4				27
				HASHR 5				28
				HASHR 6				29

231368-18

# 82588 REFERENCE MANUAL

7	6	5	4	3	2	1	0	
HASHR 7								2A
								2B
O.K.	XCVR	OPEN	SHORT					2C
								2D
1	1	1	1	1	1			2E
STTR 0								2F
STTR 1								30
STTR 2								31
STTR 3								32
								33
BUFF.CNT.(L)								33
BUFF.CNT.(H)								34
RCV BYTE CNT.(L)								35
RCV BYTE CNT.(H)								36
0	0	1		1	1	0	1	37
0	1	0		1	0	1	0	38
1	1	0		1	0	0	1	39
EXE BYTE CNT. (L)								3A
EXE BYTE CNT. (H)								3B
EXE DAT. BUF. 0								3C
EXE DAT. BUF. 1								3D
EXE DAT. BUF. 2								3E

231368-19


**6.8.3.7 DIAGNOSE-PASSED (07)**

This event indicates that the self check procedure was completed successfully.

The format of the received frame is as follows:

**6.8.3.8 END-OF-FRAME (8)**

This event indicates the completion of reception of a frame, and depositing of it in memory. The result registers hold the byte count of the frame.



Where:

- NO EOF** No EOF flag (in bitstuffing only).
- SRT FRM** Received frame is shorter than Minimum Frame Length parameter.
- OVER RUN** The DMA did not keep up with incoming bits.
- ALG ERR** Alignment error.
- CRC ERR** CRC error.
- RCV OK** Frame received OK.

RCV OK is reset if any of the others is set.

**6.8.3.9 REQUEST ALTERNATE BUFFER (9)**

This event is issued in Chaining mode, when reception is enabled, a frame arrives and an additional alternate buffer is not yet assigned.

**6.8.3.10 RECEPTION ABORTED (10)**

This event is issued as a result of a RCV-DISABLE operation that causes part of a frame to be discarded.

**6.8.3.11 RETRANSMIT-DONE (12)**

This event indicates that the RETRANSMIT operation was completed. It DOES update the result registers. The format of the result registers is identical to the TRANSMIT-DONE, except that the "number of collision" provides essential information.

	7	6	5	4	3	2	1	0
RESULT1	TX DEF	HRT BEAT	MAX COLL			NUM OF COLLISIONS		
RESULT2	COLL		TX OK			LOST CRS	LOST CTS	UNDER RUN

231368-21

Where:

**NUMBER OF COLL** : Number of collisions the frame has experienced (modulo 16)

**MAX COLL** : Transmission failed due to a collision. The configured number of retries is exhausted.

**HRT BEAT** : Collision detect test passed after the previous frame.

**TX DEF** : Transmit deferred due to line activity.

**UNDERRUN (\*)** : Indicates that the DMA did not keep up with bit transmission.

**LOST CTS (\*)** : Clear-to-send lost during transmission, or not set until end of preamble.

**LOST CRS (\*)** : Carrier sense lost during transmission, or not set until end of preamble.

**TX OK** : Transmission executed OK.

**COLL** : The transmission of the last frame experienced a collision.

The setting of the bits marked with (\*) will cause the TX-OK bit to be reset.

### 6.8.3.12 EXECUTION-ABORTED (13)

This event indicates that the execution of the last operation was aborted. The reason for the abortion could be either an ABORT or an ASSIGN-ALT-BUF command.

### 6.8.3.13 DIAGNOSE-FAILED (15)

This event indicates that the self check procedure was completed unsuccessfully.

transfers are always performed by the CPU (with its own initiative). The data transfers are requested by the 82588 (using the DMA request lines). They are typically performed by a DMA controller. In relatively slow systems the CPU might also perform the data transfers. In that case, the requests from the 82588 will serve as interrupts to the CPU. This mode of operation depends on the serial data rate and on the dedication of the CPU.

The system interface performs command/status transfers, data transfers, and interrupts.

## 6.9 SYSTEM INTERFACE

The data bus is 8 bits wide and there is no address bus. The 82588 can interface to wider buses, but only 8 bits will be used. The 82588 is a slave on the bus, i.e., it does not perform memory transfers by itself. The transfers are performed by the CPU or the DMA controller. The 82588 has a very general and simple interface allowing it to operate with a variety of processors and DMA controllers.

There are two kinds of transfers over the bus: Command/Status and Data transfers. The command/status

### 6.9.1 Command/Status Transfers

The CPU controls the 82588 by writing into the Command Register and reading from the Status Register. The CPU writes a command by activating the CS input of the 82588, putting the command onto the bus, and activating the WR input of the 82588. In order to read status from the 82588, the CPU activates the CS line and then activates the RD line. The 82588 responds by putting the status onto the bus (during the time that RD is active). There is no address line by which the CPU can select a specific register, within the 82588. The register is selected by the internal 2 bit pointer.

### 6.9.2 Data Transfer

Data transfers are controlled by two pairs of REQUEST/ACKNOWLEDGE lines (referred to as two CHANNELS): DMA Request lines (DRQ0 and DRQ1) and DMA Acknowledge lines (DACK0 AND DACK1). Frames and parameters are transferred via the two channels (0 and 1) to or from memory. Commands allocate a specific channel for each operation.

In order to request a transfer from memory, the 82588 activates a DRQ signal on a channel that has been set up for transfer from memory. In response, the DMA controller activates the respective DACK and performs the data transfer. Data is transferred on the bus and written into the 82588 on the rising edge of the WR signal, which is activated by the DMA controller.

In order to request a transfer to memory, the 82588 activates a DRQ signal on a channel that has been previously set up for transfer to memory. In response, the DMA controller activates the respective DACK and performs the data transfer. The 82588 outputs data onto the bus during the time that the RD line is activated by the DMA controller.

### 6.9.3 Interrupt

The 82588 reports on completion of an event (see section "Controlling the 82588") by updating a set of status registers and raising the INTERRUPT signal (assuming this signal is initially low). The interrupt is cleared by the command from the CPU where the INTERRUPT ACKNOWLEDGE bit is set. Note that it is the responsibility of the CPU to clear interrupts in order to prevent deadlocks.

### 6.9.4 Performance Considerations

This section elaborates on data transfer limitations, bus utilization and interframe spacing considerations. Note, the analysis is only for "steady state," and therefore, should only be regarded as a rough guideline.

#### 6.9.4.1 TRANSFER RATE LIMITATIONS

The system interface of the 82588 must be able to keep up with the serial link. Assuming  $f_s$  is the serial data bit rate, then  $f_s/8$  is the serial data rate in bytes/sec. The data rate of the system interface depends on the system clock ( $f_p$ ) and the number of clocks required to transfer one byte (n).

In order for the interface to keep up with the serial link, the following must hold:

$$\frac{f_p \times 8}{f_s \times n} \text{ is greater than } 1$$

The 82588 uses two on chip 16 byte FIFOs to increase burstiness. A configurable FIFO limit is associated with the FIFOs. The receive FIFO (that is filled by the Receiver Machine) requests the bus only when it is filled above the limit's 2's complement. It transfers bytes in a burst till the FIFO is empty. The transmit FIFO (that is emptied by the Transmit Machine) requests the bus only when it is emptied till the limit. It then transfers a burst of bytes from the system bus till it is full.

Pin Name			Function
$\overline{CS}^*$	$\overline{RD}$	$\overline{WR}$	
1	x	x	No transfer to/from Command/Status
0	1	1	
0	0	0	Illegal
0	0	1	Read from status register
0	1	0	Write to Command register
DACK0[DACK1]*			$\overline{RD}$ $\overline{WR}$
1	X	X	No DMA transfer
0	1	1	
0	0	0	Illegal
0	0	1	Data Read from DMA channel 0 [or 1]
0	1	0	Data Write to DMA channel 0 [or 1]

\*Only one of  $\overline{CS}$ ,  $\overline{DACK0}$  and  $\overline{DACK1}$  may be active at any time.

The 82588 must take into account that it takes a number of clocks to acquire the bus (in the range between  $N_{Amin}$  to  $N_{Amax}$ ). In order to prevent underruns (or overruns) the maximum acquisition time must be less than the time to empty the FIFO from the limit.

$$\frac{N_{Amax}}{f_p} \text{ is less than } \frac{LIMIT}{f_s/8} E$$

i.e.,

$$LIMIT \text{ is greater than } \frac{f_s \times N_{Amax}}{f_p \times 8}$$

In order to assure an interval of  $N_I$  clocks that the CPU can have the bus between bursts, the following must hold: the time to empty the FIFO till the limit, plus the minimum acquisition time, must be greater than the time between bursts:

$$\frac{16-LIMIT}{f_s/8} + \frac{N_{Amin}}{f_p} \text{ is greater than } \frac{N_I}{f_p}$$

i.e.,

$$LIMIT \text{ is less than } 16 - \frac{f_s \times (N_I - N_{Amin})}{f_p \times 8}$$

#### 6.9.4.2 BUS UTILIZATION

We define bus utilization as the fraction of time that the bus is not busy servicing the 82588 (including bus acquisition). The following analysis, again, is based on "steady state" and therefore, should be regarded as a guideline only.

The complement of the CPU utilization is the time that the CPU is busy filling the FIFO ( $t_F$ ), divided by the cycle time from FIFO full till its is full again:

$$CPUUTIL = 1 - \frac{t_F}{\frac{16 - LIMIT}{f_s/8} + t_F + t_A}$$

$t_A$  = acquisition time

To calculate  $t_F$  we use the fact that, during one cycle the number of bytes entered into the FIFO equals the number removed:

$$16 - LIMIT + t_A \times f_s/8 + t_F \times f_s/8 = t_F \times f_p/n$$

$$\text{i.e., } t_F = \frac{16 - LIMIT + t_A \times f_s/8}{f_p/n - f_s/8}$$

Therefore, by substituting  $t_F$  into CPUUTIL:

$$CPUUTIL = 1 - \frac{f_s \times n}{f_p \times 8}$$

This same expression could be derived directly, as it represents the complement of the ratio of the time to transfer a byte to/from memory, over the time to transfer a byte from/to the link. Note, this expression applies only to the period of transferring, no taking into account the effects between buffers or frames.

#### 6.9.4.3 BUFFER SIZE CONSIDERATIONS

The 82588 provides support for chaining buffers in memory during reception of frames. The 82588 compares the number of bytes transferred to memory to a programmable buffer limit register. When the count equals the limit and the alternate channel is setup, then the 82588 switches to the alternate DMA channel, resets the counter and issues a "Request Alternate Buffer" interrupt. The CPU interrupt service routine takes care of updating the DMA Controller parameters, issues an "Alternate Buffer Assigned" and acknowledges the interrupt. The minimum buffer size depends on the maximum CPU SERVICE TIME which is composed of the following: the time from issuing the interrupt till the CPU services it, the time the CPU needs to sort out the reason for the interrupt, and the time it takes the CPU to respond. This time depends on the system (not on the 82588), but note, that the data transfer may contend for the bus. Note, activity on the EX channel changes the buffer size considerations.

There are several constraints on the size of the buffer (not taking into account the effects of the case of a partially filled last buffer). The advantage of using short buffers is that, assuming frames of random length, half a buffer will be fragmented (per frame). The smaller the buffer the less memory is wasted. However, the buffer has a minimum size that is determined by the fact that, in order to prevent overruns, the CPU service time must be shorter than the time to fill a buffer.

The advantages of longer buffers is less CPU overhead for buffer switching and memory overhead for storing buffer descriptors. However, the maximum buffer length is 1K.

#### 6.9.4.4 INTER FRAME SPACING

Inter frame spacing (IFS) is a configuration parameter that is enforced by the link management. The minimum IFS is intended to assure recovery time between completion of transmit or receive to receive, and between transmit to retransmit.

The 82588 supports pipelining between received frames. This feature relaxes the constraints on the IFS. In consecutive mode (i.e., not chaining) the CPU service time, following a frame, must be shorter than the SUM of the IFS and the length of the frame.

Therefore, if the CPU service time is short enough, and the minimum frame long enough, the IFS may be as short as 12 bit times (which is the minimum configurable).

In chaining mode the constraint is more severe, and the IFS time must be longer than the CPU service time. This is due to worst case where the last byte of the frame is placed in the first byte of the buffer.

The 82588 does not perform the retransmission by itself. It only notifies the CPU about a collision, stops transmission and disables transmission for backoff delay, which is in the minimum case equal to IFS. It is desirable (but not mandatory) that the station be able to retransmit within the deferring time (IFS). In order to assure being ready for retransmission, within the deferring time, the IFS must be longer than the CPU service time.

### 6.10 80188 BASED SYSTEM

Figure 6-12 shows a high performance, high integration configuration of the 82588 with the 80188 in a typical iAPX188-based microcomputer. The 80188 controls the 82588, as well as providing DMA control services for data transfer, using its "on chip" two channel DMA controller.

### 6.10.1 Link Interface

The Serial Interface Mode configuration parameter selects either a highly integrated Direct Link Interface (High Integration Mode) or a highly flexible Transceiver Interface (High Speed Mode).

### 6.10.2 Application

In the High Integration mode it is possible to connect the 82588 on a very short "Wired OR" link, on a longer twisted pair cable, or a broadband connection.

#### TWISTED PAIR CONNECTION


The link consists of a twisted pair that interconnects the 82588 (see Figure 6-13). The transmit data pin is connected via a driver and the receive data pin is connected via a buffer. The twisted pair must be properly terminated to prevent reflections.

In the minimum configuration, TXD and RXD are connected to the twisted pair and CTS is grounded. The 82588 may control the driver with the RTS pin. It is also possible to use external circuitry for performing collision detection and feeding it to the 82588 through the CDT pin.

#### BROADBAND CONNECTION

The 82588 supports data communications over a broadband link in both its modes. Proper MODEM interface should be provided. Collision Detection by Bit Comparison, in High Integration Mode, fits transmission over broadband links.





231368-22

Figure 6-12. 80188 Based System




Figure 6-13. Twisted Pair Connection

## APPENDIX A: SOFTWARE

This section covers the basic software procedures to drive the 82588. It is written for an 80186-82588 system where both the DMA channels of the 80186 are used. The on-chip interrupt controller of the 80186 is also used.

This is not a complete software driver for the 82588, but it gives all the procedures needed to write a complete driver.

Figure A-1 shows the way of assigning the port definitions for an 80186 based system.

Figure A-2 shows how to start the various operations possible with the chip. This is not a procedure, but just examples of calls to operations.

Figure A-3 shows how the configuration parameters, individual address and multicast address parameters can be filled in the buffers before issuing the commands to program these.

Figure A-4 shows the different commands for transmit, receive, configure, etc. are issued. They also show what needs to be set up before issuing the commands.

Figure A-5 shows how the DMA controller is loaded and initialized for data and parameter transfer. This procedure is used by all other procedures requiring DMA service.

Figure A-6 shows an interrupt service routine which handles interrupts resulting due to various possible events. It also shows how to extract receive status from a received frame and retransmit sequence required after a collision.

```

/* port definitions */

declare pba      literally '400h';      /* 80186 i/o base address */
declare pcs0    literally 'pba + (0 * 80h)';
declare pcs1    literally 'pba + (1 * 80h)';
declare pcs2    literally 'pba + (2 * 80h)';
declare pcs3    literally 'pba + (3 * 80h)';
declare pcs4    literally 'pba + (4 * 80h)';
declare pcs5    literally 'pba + (5 * 80h)';
declare pcs6    literally 'pba + (6 * 80h)';

declare cs_588  literally 'pcs1 + 0', /* 82588 command/status */
ch_a_588       literally 'pcs2 + 0', /* 82588 DMA channel A */
ch_b_588       literally 'pcs3 + 0', /* 82588 DMA channel B */

```

231368-24

**Figure A-1. Port Definition for 80186 Based System**

```

/* typical calls to execute 82588 commands */

call ia_set(1);                /* 1 */
call config(1);               /* 2 */
call multicast(1);            /* 3 */
call transmit(1,100,@tx_buff_588); /* 4 */
call tdr;                    /* 5 */
call dump_588(0);            /* 6 */
call diagnose;               /* 7 */
call rcv_enable(0,@buffer_588(0).rx(0)); /* 8 */
call rcv_stop;               /* B */
call retransmit;             /* C */
call abort(1);               /* D */
call reset_588;              /* E */

/*-----*/
231368-25

```

Figure A-2. An Example of Executing Commands

```

/* 82588 init */

init_588: procedure;

    config_588(00) = 10;        /* to configure all parameters */
    config_588(01) = 00;
    config_588(02) = 00101000b; /* mode 0, 16 MHz clock, 1 MB/s */
    config_588(03) = buff_len/4; /* Receive Buffer length = 256 bytes */
    config_588(04) = 10100110b; /* Ext. loopback, address len = 6, Preamble = 8 */
    config_588(05) = 00000000b; /* Differential Manchester = off */
    config_588(06) = 48;        /* IFS = 48 TCLK */
    config_588(07) = 70h;       /* Slot time = 70h TCLK */
    config_588(08) = 11111000b; /* Col Det By Bit Comp. = on */
    config_588(09) = 00000100b; /* Manchester encoded, bit-stuffing = off */
    config_588(10) = 10001100b; /* Internal CRS and CDT, CRSF = 4 */
    config_588(11) = 06;

    ia_set_buff_588(0) = 6;     /* 6 byte individual address */
    ia_set_buff_588(1) = 0;
    ia_set_buff_588(2) = 000h;
    ia_set_buff_588(3) = 011h;
    ia_set_buff_588(4) = 022h;
    ia_set_buff_588(5) = 044h;
    ia_set_buff_588(6) = 088h;
    ia_set_buff_588(7) = 0ffh;

    multicast_buff_588(00) = 12; /* Two 6 byte multicast addresses */
    multicast_buff_588(01) = 00h;
    multicast_buff_588(02) = 11h;
    multicast_buff_588(03) = 12h;
    multicast_buff_588(04) = 13h;
    multicast_buff_588(05) = 14h;
    multicast_buff_588(06) = 15h;
    multicast_buff_588(07) = 16h;
    multicast_buff_588(08) = 21h;
    multicast_buff_588(09) = 22h;
    multicast_buff_588(10) = 23h;
    multicast_buff_588(11) = 24h;
    multicast_buff_588(12) = 25h;
    multicast_buff_588(13) = 26h;

    call reset_588;

end init_588;

231368-26

```

Figure A-3. Defining Configuration, IA and Multicast Address Parameters

## 82588 REFERENCE MANUAL

```
/*-----*/
nop_588: procedure;          /* command - 00 */

    output (cs_588) = 00. /* NOP */
    return;

end nop_588;

/*-----*/
ia_set: procedure(channel); /* command - 01 */

    declare channel byte;

    call dma_load(channel,1,8,@ia_set_buff_588);
    output (cs_588) = 1 or shl (channel,4); /* ia_set */
    return;

end ia_set;

/*-----*/
config: procedure(channel); /* command - 02 */

    declare channel byte;

    call dma_load(channel,1,12,@config_588);
    output (cs_588) = 2 or shl (channel,4); /* configure */
    return;

end config;

/*-----*/
multicast: procedure(channel); /* command - 03 */

    declare channel byte;

    call dma_load(channel,1,14,@multicast_buff_588);
    output (cs_588) = 3 or shl (channel,4); /* multicast */
    return;

end multicast;

/*-----*/

/* command - 04 */

transmit: procedure(channel,buffer_len,buffer_pointer);

    declare channel byte;
    declare buffer_len word;
    declare buffer_pointer pointer;

    tx_buffer_588(00) = buffer_len mod 256;
    tx_buffer_588(01) = buffer_len / 256;

    tx_buff_ptr = buffer_pointer; /* temporary storage */
    tx_channel = channel;
    tx_buffer_len = 2048; /* max. frame size */

    call dma_load(tx_channel,1,tx_buffer_len,tx_buff_ptr);
    output (cs_588) = 4 or shl (tx_channel,4); /* transmit */
    return;

end transmit;
```

231368-27

Figure A-4a. Setup and Execution of Commands

## 82588 REFERENCE MANUAL

```
/*-----*/
tdr: procedure;          /* command - 05 */
    output (cs_588) = 5 ; /* tdr */
    return;
end tdr;
/*-----*/

dump_588: procedure(channel); /* command - 06 */
    declare channel byte;
    call dma_load(channel,0,150,@dump_buff_588);
    output (cs_588) = 6 or shl (channel,4); /* dump */
    return;
end dump_588;

/*-----*/

diagnose: procedure;    /* command - 07 */
    output (cs_588) = 7 ; /* diagnose */
    return;
end diagnose;
/*-----*/

/* command - 08 */
rcv_enable: procedure(channel,buffer_ptr);
    declare channel byte;
    declare buffer_ptr pointer;
    call dma_load(channel,0,2048,buffer_ptr);
    output(cs_588)= 8 or shl (channel,4);
    return;
end rcv_enable;
/*-----*/

allocate_buffer: procedure(buffer_ptr); /* command - 09 */
    declare buffer_ptr pointer;
    declare new_channel byte;
    new_channel = not(rol(status_588(3),1)) and 00000001b;
    call dma_load(new_channel,0,buff_len,buffer_ptr);
    output(cs_588)= 9;
    return;
end allocate_buffer;
```

231368-28

Figure A-4b. Setup and Execution of Commands

## 82588 REFERENCE MANUAL

```
rcv_disable: procedure;          /* command - 10 */
    output(cs_588)= 10;
    return;

end rcv_disable;

/*-----*/

rcv_stop: procedure;            /* command - 11 */
    output(cs_588)= 11;
    return;

end rcv_stop;

/*-----*/

retransmit: procedure;         /* command - 12 */
    /* Parameters for this command are taken from the temporary
       storage used during the last Transmit command */
    call dma_load(tx_channel,1,tx_buffer_len,tx_buff_ptr);
    output (cs_588) = 12 or shl (tx_channel,4); /* retransmit */
    return;

end retransmit;

/*-----*/

abort: procedure(channel);      /* command - 13 */
    declare channel byte;
    output(cs_588)= 13 or shl (channel,4);
    return;

end abort;

/*-----*/

reset_588: procedure;          /* command - 14 */
    output(cs_588) = 14;
    call config(1);            /* configure on reset */
    return;

end reset_588;

/*-----*/

read_status_588: procedure;     /* command - 15 */
    output (cs_588) = 15;      /* release pointer, initial = 00 */
    status_588(0) = input (cs_588); /* refresh status register image */
    status_588(1) = input (cs_588); /* in memory.
    status_588(2) = input (cs_588);
    status_588(3) = input (cs_588);
    return;

end read_status_588;
```

231368-29

Figure A-4c. Setup and Execution of Commands

## 82588 REFERENCE MANUAL

```

dma_load: procedure(channel,direction,trans_len,buff_ptr) reentrant;
/* To load and start the 80186 DMA controller for the desired operation */

declare dma_rx_mode  literally '1010001001000000b'; /* rx channel */
/* src=ID, dest=M(inc), sync=src, TC, noint, priority, byte */

declare dma_tx_mode  literally '0001011010000000b'; /* tx channel */
/* src=M(inc), dest=ID, sync=dest, TC, noint, noprior, byte */

declare channel byte; /* channel # */
declare direction byte; /* 0 = rx, 588 -> mem; 1 = tx, mem -> 588 */
declare trans_len word; /* byte count */
declare buff_ptr pointer; /* buffer pointer in seg:offset form */

declare buff_ptr_20bit dword;
declare ptr1 pointer;
declare ( wrd based ptr1)(2) word;

ptr1 = @buff_ptr; /* convert buff_ptr to 20bit buff_ptr */
buff_ptr_20bit = shl((buff_ptr_20bit := wrd(1)),4) + wrd(0);

do case channel and 00000001b;
do case direction and 00000001b;
do; /* channel 0 , 588 to memory */
outword(dma_0_dpl) = low (buff_ptr_20bit);
outword(dma_0_dph) = high(buff_ptr_20bit);
outword(dma_0_spl) = ch_a_588;
outword(dma_0_sph) = 0;
outword(dma_0_tc) = trans_len;
outword(dma_0_cw) = dma_rx_mode or 0006h; /* start DMA channel 0 */
end;

do; /* channel 0 , memory to 588 */
outword(dma_0_dpl) = ch_a_588;
outword(dma_0_dph) = 0;
outword(dma_0_spl) = low (buff_ptr_20bit);
outword(dma_0_sph) = high(buff_ptr_20bit);
outword(dma_0_tc) = trans_len;
outword(dma_0_cw) = dma_tx_mode or 0006h; /* start DMA channel 0 */
end;
end;

do case direction and 00000001b;
do; /* channel 1 , 588 to memory */
outword(dma_1_dpl) = low (buff_ptr_20bit);
outword(dma_1_dph) = high(buff_ptr_20bit);
outword(dma_1_spl) = ch_b_588;
outword(dma_1_sph) = 0;
outword(dma_1_tc) = trans_len;
outword(dma_1_cw) = dma_rx_mode or 0006h; /* start DMA channel 1 */
end;

do; /* channel 1 , memory to 588 */
outword(dma_1_dpl) = ch_b_588;
outword(dma_1_dph) = 0;
outword(dma_1_spl) = low (buff_ptr_20bit);
outword(dma_1_sph) = high(buff_ptr_20bit);
outword(dma_1_tc) = trans_len;
outword(dma_1_cw) = dma_tx_mode or 0006h; /* start DMA channel 1 */
end;
end;
end;
return;
end dma_load;

```

231368-30

**Figure A-5. Loading and Starting the 80186 DMA Controller**



## 82588 REFERENCE MANUAL

```

intr_588: procedure interrupt 13;

declare event byte;

call read_status_588;
event = status_588(0) and 00001111b);

do case event;

event_00: ;
event_01: outword(dma_1_cw) = (dma_tx_mode or 0004h); /* stop DMA channel 1 */
event_02: outword(dma_1_cw) = (dma_tx_mode or 0004h); /* stop DMA channel 1 */
event_03: outword(dma_1_cw) = (dma_tx_mode or 0004h); /* stop DMA channel 1 */
event_04: do; /* transmit done */
        outword(dma_1_cw) = (dma_tx_mode or 0004h); /* stop DMA channel 1 */
        if (status_588(2) and 10000000b) <> 0 /* collision */
            then if (status_588(1) and 00100000b) = 0 /* max collision */
                then intr_588_flag = 'X'; /* retransmit */
        end;
event_05: ;
event_06: outword(dma_0_cw) = (dma_rx_mode or 0004h); /* stop DMA channel 0 */
event_07: outword(dma_0_cw) = (dma_rx_mode or 0004h); /* stop DMA channel 0 */
event_08: do;
        call rcv_disable;

        /* extract the rx_status bytes 0,1 from the received frame */
        /* frame length is in status_588(0 & 1) */
        /* multiple buffer scheme is assumed */

        rx_buff_off = shl(double(status_588(2)),8)
            + double(status_588(1)) - 2;
        rx_buff_no = low(rx_buff_off / buff_len);
        rx_buff_off = rx_buff_off mod buff_len;
        /* status 0 */
        rx_stat(0) = read_byte(@buffer_588(rx_buff_no).rx(rx_buff_off));
        rx_buff_off = rx_buff_off + 1;
        if rx_buff_off = buff_len /* status across buff boundaries */
            then do;
                rx_buff_off = 0;
                rx_buff_no = rx_buff_no + 1;
            end;
        /* status 1 */
        rx_stat(1) = read_byte(@buffer_588(rx_buff_no).rx(rx_buff_off));

        call rcv_enable(0,@buffer_588(0).rx(0));

    end;
event_09: call allocate_buffer(new_buffer);
        /* new_buffer is a procedure returning the pointer to new buffer */
event_10: outword(dma_0_cw) = (dma_rx_mode or 0004h); /* stop DMA channel 0 */
event_11: ;
event_12: do; /* re-transmit done */
        outword(dma_1_cw) = (dma_tx_mode or 0004h); /* stop DMA channel 1 */
        if (status_588(2) and 10000000b) <> 0 /* collision */
            then if (status_588(1) and 00100000b) = 0 /* no max collision */
                then intr_588_flag = 'X'; /* retransmit */
        end;
event_13: do; /* execution aborted */
        outword(dma_1_cw) = (dma_tx_mode or 0004h); /* stop DMA channel 1 */
        intr_588_flag = 'X';
    end;
event_14: ;
event_15: ;

end;

outword (eoir_186) = 8000h; /* non specific EOI to 80186 */

output (cs_588) = 10000000b; /* intack, */

return;

end intr_588;

```

231368-31

**Figure A-6. Interrupt Service Routine**



---

**82588 StarLAN  
Application Note**

---

**7**





**APPLICATION  
NOTE**

**AP-236**

September 1985

**Implementing StarLAN with  
the Intel 82588 Controller**

**SHARAD GANDHI**  
SENIOR APPLICATIONS ENGINEER  
DATACOMMUNICATION COMPONENTS OPERATION

Order Number: 231422-001

## 7.1 INTRODUCTION

The explosive growth of the personal computer market has placed a PC on almost everyone's desk in the office. Working in a stand-alone PC environment for a while automatically generates a need for linking up the PCs for very basic reasons, like file sharing, automatic backup, disk-less operation and electronic mail. This has led to a search for a networking scheme for PCs which costs not more than 10% of the cost of the PC itself. As of year end 1984, close to 4.5 million PCs were in existence. Only 5% of these had local area network (LAN) interfaces. Industry forecasts suggest that by 1990, nearly 20 million PCs will be interconnected through LANs. To what extent this comes to pass depends on achieving low cost networking, ease of design, ease of installation and achievement of industry standards to enable inter-connectability of equipment from different vendors. Traditional Local Area Networks (LAN) like Ethernet and Cheapernet have proved to be too expensive for the office environment. Not only the nodes are expensive, but also the cabling. A myriad of non-traditional networks have emerged which are cheap. But none have captured a significant market, due to the lack of major company backing and also due to lack of backing from any of the standards bodies like the IEEE, CCITT or ISO.

Two recently introduced LANs will have a far reaching impact on PC networking. Based on the CSMA/CD (Carrier Sense Multiple Access with Collision Detection) access method, they are both targets of industry standardization efforts through the auspices of the IEEE 802.3 Working Group: a) PC Network introduced by IBM and Sytek for 2 Mb/s in broadband over a coaxial cable and b) StarLAN introduced by AT & T with a data rate of 1 Mb/s in baseband over unshielded, twisted pair, telephone grade wiring. The INTEL 82588 LAN controller was designed to support both types of networks equally well, being optimized for operation in the 1-2 Mb/s range, with either baseband or broadband transmission. It is a VLSI device aimed at low cost, ease of design, and conformance to the anticipated IEEE 802.3 standards.

The objective of this Application Note is to illustrate designing with the 82588 through a practical example. StarLAN was chosen for this purpose due to its overall simplicity. The Application Note goes beyond the 82588 based StarLAN interface, describing overall operation of the network, and providing an example design of a StarLAN HUB unit.

### 7.1.1 StarLAN

StarLAN overcomes the handicaps of cost and standards. It is very economical to implement; both, due to the low cost of the node and that of the cable. The cost

of a node is drastically reduced because of the availability of VLSI LAN controllers like the 82588. StarLAN uses standard telephone wire for the transmission medium. This cable is either already installed and ready to use or it is very cheap to install. StarLAN has the backing of most of the major companies in the industry. And, in addition, since it meets the IEEE 802.3 standards requirements, it is very fast on its way to become an industry standard.

### 7.1.2 Network Topologies

Networks connect nodes so that they communicate. There are various ways of interconnection or topologies. Figure 7-1 shows the three most commonly used topologies; bus, ring and star.




Figure 7-1. Network Topologies

In the bus topology, all the nodes are connected to the same bus or the transmission medium. There are various protocols to determine who can transmit. In the CSMA/CD (Carrier Sense Multiple Access with Collision Detect) protocol, any node can transmit if there is silence on the bus for a given time. If two nodes transmit at the same time, they collide. They detect the collision, wait for a random period of time and try transmitting again. Ethernet is an example of a LAN with a bus topology using the CSMA/CD protocol. No single node is critical to the network. Each is a peer.

If nodes are connected together to form a ring, there is generally a token which gets passed from node to node. Whoever has the token can transmit and then pass the token to the next node. Token ring network is an example of this topology. Although, Token bus network physically has a bus topology, the nodes form a virtual ring around which a token is passed. In a star topology, as in StarLAN, the nodes are connected to a central unit called the HUB. The HUB receives and retransmits the frames from each node. It is like a switching station in a telephone network. Since the HUB sits at a central place, it can perform functions which are shared by all nodes. StarLAN also uses a CSMA/CD protocol like the Ethernet. The HUB in the StarLAN network primarily aids in resolving collision among the nodes.

### 7.1.3 The 82588

The 82588 is a single chip LAN controller designed for CSMA/CD networks. It integrates in one chip all functions needed for such networks. Besides doing the standard CSMA/CD functions like framing, deferring, backing off on collisions, transmitting and receiving frames, it performs encoding and decoding the data in Manchester or NRZI format, carrier sensing and collision detection up to a speed of 2 Mb/s. These functions make it an optimum controller for a StarLAN node. It has a very conventional microcomputer bus interface, further easing the job of interfacing it to any processor.

### 7.1.4 Organization of the Application Note

Section 7.2 of this Application Note describes the StarLAN network, its basic components, collision detection, signal propagation and network parameters. Sections 7.3 and 7.4 describe the 82588 LAN controller and its role in the StarLAN network. Section 7.5 goes into the details of designing a StarLAN node for the IBM PC. Section 7.6 describes the design of the HUB. Both these designs have been implemented and operated in an actual StarLAN environment. Section 7.7 documents the software used to drive the 82588. It gives the actual procedures used to do operations like, configure, transmit and receive frames. It also shows how to use the DMA controller and interrupt controller in the IBM PC and goes into the details of doing I/O on the

PC using DOS calls. Appendix A shows oscilloscope traces of the signals at various points in the network. Appendix B deals with doing DMA in environments where only one DMA channel is available.

### 7.1.5 References

For additional information on the 82588, see the LAN Components User's Manual or the 82588 Reference Manual. For additional information on StarLAN, see a draft of IEEE 802.3 type 1BASE5 specifications.

### 7.1.6 Acknowledgements

Intel Corporation gratefully recognizes AT & T Information Systems for the StarLAN concept and their contributions to the IEEE 802.3 1BASE5 Task Force.

Ideas and cooperation from Bob Galin, Adi Golbert, Ariel Hendel, Yosi Mazor and Kiyoshi Nishide have been very helpful.

### 7.2 StarLAN

StarLAN is a low cost networking solution aimed at the office automation, instrumentation and serial backplane applications. It is a 1 Mb/s, IEEE 802.3 compatible CSMA/CD network. It has a star topology with the nodes connected in a point-to-point fashion to a central HUB. HUBs can be connected in a hierarchical fashion. Up to 5 levels of HUBs are supported. The maximum distance between a node to the adjacent HUB or between two adjacent HUBs is 800 ft. (250 meters) for 24 gauge wire and 600 ft. (200 meters) for 26 gauge wire. Maximum node to node distance with one HUB is 0.5 km, hence IEEE 802.3 calls it a 1BASE5 LAN. 1 stands for 1 Mb/s and BASE is for baseband.

One of the attractive features of StarLAN is that it uses telephone grade twisted pair wire for the transmission medium. In fact, existing, installed telephone wiring can also be used for StarLAN. Telephone wiring is probably the cheapest wire. It is also very economical to install. Although use of telephone wiring is an obvious advantage, for small clusters of nodes the entire wiring can be done without using building wiring.

Factors contributing to its low cost are:

- a. Use of telephone grade, unshielded, 24 or 26 gauge twisted pair wire transmission media.
- b. Installed base of redundant telephone wiring in most buildings. Even new installation of telephone wiring is very economical.
- c. Buildings are designed for star topology wiring. They have conduits leading to a central location.

- d. Availability of low cost VLSI LAN controllers like the 82588 for low cost applications and the 82586 for high performance applications.
- e. Low cost RS-422 drivers/receivers needed for the physical level interface.

shown in Figure 7-2, where nodes are shown as PCs. the HUB at the base (at level 3) of the tree is called the Header Hub (HHUB) and others are called Intermediate HUBs (IHUB). It will become apparent, later in this section, that topologically, this entire network of nodes and HUBs is equivalent to one where all the nodes are connected to a single HUB.

### 7.2.1 StarLAN Topology

StarLAN has (as the name suggests) a star topology. The nodes are at the ends of the arms of a star and the central point is called a HUB. There can be more than one HUB in a network. The HUBs are connected in a hierarchical fashion resembling an inverted tree, as

#### 7.2.1.1 TELEPHONE NETWORK

StarLAN is structured to run parallel to the telephone network in a building. The telephone network has, in fact, exactly the same star topology as StarLAN. Let us now examine how the telephone system is laid out in a




Figure 7-2. StarLAN Topology




Figure 7-3. Telephone Wiring in a Building



building in the USA. Figure 7-3 shows how a typical building is wired for telephones. 24 gauge unshielded twisted pair wires emanate from a room called the Wiring Closet. The wires are in bundles of 25 or 50 pairs. The bundle is called D inside wiring (DIW) cable. The wires in these cables end up at modular telephone jacks in the wall. The telephone set is either connected directly to the jack or through an extension cable. Each telephone generally needs one twisted pair for voice and one more for auxiliary power. Thus, each modular jack has 2 twisted pairs (4 wires) connected to it. A 25 pair DIW cable can thus be used for up to 12 telephone connections. In most buildings, all pairs in a cable are not used up. Typically, a cable is used for only 4 to 8 telephone connections. This practice is followed by telephone companies because it is cheaper to install extra wires once, than to install once again to expand the existing number of connections. As a result, a lot of extra, unused wiring exists in a building. The stretch of cable between the wiring closet and the telephone jack is typically less than 800 ft. (250 meters). In the wiring closet the incoming wires from the telephones are routed to another wiring closet, a PABX or to the central

office through an interconnect matrix. Thus, the wiring closet is a concentration point in the telephone network. There is also a redundancy of wires between the wiring closets.

### 7.2.1.2 StarLAN AND THE TELEPHONE NETWORK

Does StarLAN need telephone wiring in the building? Not really. StarLAN does not have to run on the building telephone wiring but the fact that it can, adds to its attractiveness. Figure 7-4 shows how the StarLAN network fits right on top of the telephone network. Each node needs 2 twisted pair wires to hook up to the HUB. The unused wires in the 25 pair DIW cables provide an electrical path up to the wiring closet, where the HUB is located. Note that the telephone and the StarLAN networks are electrically isolated. They only use the wires in the same DIW cable to reach the wiring closet. Within the wiring closet, the StarLAN wires go to a HUB and the telephone wires are routed to a different channel. Similar cable sharing can occur in going from one HUB to another. See Figure 7-5 for a typical office wired for StarLAN through the telephone wiring.





Figure 7-4. Coexistence of Telephone and StarLAN



231422-5

Figure 7-5. A Typical Office Having StarLAN through Telephone Wiring

### 7.2.2 StarLAN and Ethernet

Both StarLAN and Ethernet are CSMA/CD networks which conform to the IEEE 802.3 requirements. Since Ethernet has been around longer and is better understood, a comparison of Ethernet with StarLAN can ease the understanding of StarLAN.

- a. Both Ethernet and StarLAN are IEEE 802.3 compatible CSMA/CD networks.
- b. Data rate of Ethernet is 10Mb/s and that of StarLAN is 1 Mb/s.
- c. Ethernet has a bus topology where each node is connected to a coaxial cable bus via a 50 meter transceiver cable containing four shielded twisted pair wires. StarLAN has a star topology, where each node is connected to a central HUB by a point to point link through two pairs of unshielded twisted pair wires.
- d. Collision detection in Ethernet is done by the transceiver in the coaxial cable. Electrically, it is done by sensing the energy level on the coax cable. Collision detection in StarLAN is done in the HUB by sensing activity on all the input lines to the HUB.
- e. In Ethernet, the presence of collision is conveyed by the transceiver to the node by a special collision detect (CDT) signal. In StarLAN, it is conveyed by the HUB using a special collision presence signal on the receive data line to the node.
- f. Ethernet cable segments are interconnected using repeaters in a non-hierarchical fashion so that the dis-

tance between any two nodes does not exceed 2.5 kilometers. In StarLAN the maximum distance between two nodes is also 2.5 kilometers. This is achieved by wiring a maximum of five levels of HUBs in a hierarchical fashion.

It is interesting to see that topologically, Ethernet looks similar to a StarLAN, if the length of cable in Ethernet were to shrink to zero and the length of the transceiver cables were to grow to 800 ft. (250 meters), as shown in Figure 7-6.

### 7.2.3 Basic StarLAN Components

A StarLAN network has three basic components:

- a. StarLAN node interface
- b. StarLAN HUB
- c. Cable

#### 7.2.3.1 A StarLAN NODE INTERFACE

Figure 7-7 shows a typical StarLAN node interface. It interfaces to a processor on the system side. The processor runs the networking software. The heart of the node interface is the LAN controller which does the job of receiving and transmitting the frames in adherence to the IEEE 802.3 standard protocol. It maintains all




Figure 7-6. Ethernet and StarLAN Similarities




Figure 7-7. 82588 Based StarLAN Node

the timings—like the slot time, interframe spacing etc.—required by the network. It performs the functions of framing, deferring, backing-off, collision detection which are necessary in a CSMA/CD network. It also does Manchester encoding of data to be transmitted and clock separation—or decoding—of the Manchester encoded data that is received. The signals from the controller are converted to the differential form by a RS-422 or RS-485 driver. These signals cannot be directly sent on the unshielded twisted pair wire because the rise and fall times of the signal are fast and this causes the undesired effect of cross-talk and radiation. This disturbs other signals, digital and voice, sharing the same cable. Some pulse shaping is therefore done essentially to increase the rise and fall times (edges are made to rise and fall slower). The shaped signal is sent on to the twisted pair wire through a pulse transformer for DC isolation. The signals on the wire are thus differential, DC isolated from the node and almost sinusoidal (due to shaping and the capacitance of the wire).

The signal received by the node (from the HUB) is filtered from noise by a squelch circuit. The squelch circuit prevents idle line noise from affecting the receiver circuits in the LAN controller. The differential signal from the HUB is received using a zero-crossing RS-422 receiver. Output of the receiver, qualified by the squelch circuit, is fed to the RxD pin of the LAN controller. The RxD signal provides three kinds of information.

- a. Normal received data, when receiving the frame.
- b. Collision information in the form of the collision presence signal from the HUB. This is used when transmitting a frame.
- c. Carrier sense information, indicating the beginning and the end of frame. This is useful during transmit and receive operations.

### 7.2.3.2 StarLAN HUB

HUB is the point of concentration in StarLAN. All the nodes transmit to the HUB and receive from the HUB. Figure 7-8 shows an abstract representation of the HUB. It has an upstream and a downstream signal processing unit. The upstream unit has N signal inputs and 1 signal output. And the downstream unit has 1 input and N output signals. The inputs to the upstream unit come from the nodes or from the intermediate HUBs (IHUBs) and its output goes to a higher level HUB. The downstream unit is connected the other way around; input from a upper level HUB and the outputs to nodes or lower level IHUBs. Physically each input and output consists of one twisted pair wire carrying a differential signal. The downstream unit essentially just re-times the signal received at the input, and sends it to all its outputs. The functions performed by the upstream unit are:

- a. Collision detection
- b. Collision Presence signal generation
- c. Signal Retiming
- d. Jabber Function






Figure 7-8. A StarLAN HUB



231422-9

Figure 7-9. HUB as a Black Box



231422-10

Figure 7-10. StarLAN HUB Block Diagram

The collision detection in the HUB is done by sensing the activity on the inputs. If there is activity (or transitions) on more than one input, it is assumed that more than one node is transmitting. This is a collision. If a collision is detected, a special signal called the Collision Presence Signal is generated. This signal is generated and sent out as long as activity is sensed on any of the input lines. This signal is interpreted by every node as an occurrence of collision. If there is activity only on one input, that signal is re-timed—or cleaned up of any accumulated jitter—and sent out. Figure 7-9 shows the input to output relations for the upstream part of the HUB as a black box.

If a node transmits for too long the HUB exercises a Jabber function to disable the node from interfering with traffic from other nodes. There are three timers in the HUB associated with this function and their operation is described in section 7.6.

Figure 7-10 shows a block diagram of the HUB. A switch position determines whether the HUB is an IHUB or a HHUB. If the HUB is an IHUB, the switch decouples the upstream and the downstream units. Header HUB (HHUB) is the highest level HUB; it has no place to send its output signal, so it returns its output signal (through the switch) to the outputs of the downstream unit. There is one and only one HHUB in a StarLAN network and it is always at the base of the tree. The returned signal eventually reaches every node in the network through the intermediate nodes (if any).

StarLAN specifications do not put any restrictions on the number of IHUBS at any level or on number of inputs to any HUB. The number of inputs per HUB are typically 10 to 20 and is dictated by the typical size of clusters in a given networking environment.

### 7.2.3.3 StarLAN CABLE

Unshielded telephone grade twisted pair wires are used to connect a node to a HUB or to connect two HUBS. This is one of the cheapest types of wire and responsible for bringing down the cost of StarLAN.

Although the 24 gauge wire is used for long stretches, the actual connection between the node and the telephone jack in the wall is done using extension cable, just like connecting a telephone to a jack. For very short StarLAN configurations, where all the nodes and the HUB are in the same room, the extension cable with plugs at both ends may itself be sufficient for all the wiring.

The telephone twisted pair wire of 24 gauge has the following characteristics:

Attenuation	: 42.55 db/mile @ 1 MHz
DC Resistance	: 823.69 $\Omega$ /mile
Inductance	: 0.84 mH/mile

Capacitance	: 0.1 $\mu$ F/mile
Impedance	: 92.6 $\Omega$ , -4 degrees @ 1 MHz

Experiments have shown that the sharing of the telephone cable with other voice and data services does not cause any mutual harm due to cross-talk and radiation, provided every service meets the FCC limits.

Although it is not a part of the IEEE 802.3 1BASE5 standard, there is considerable interest in using fiber optics and coaxial cable for node to HUB or HUB to HUB links especially in noisy and factory environments. Both these types of cables are particularly suited for point-to-point connections. Even mixing of different types of cables is possible.

## 7.2.4 Framing

Figure 7-11 shows the format of a StarLAN frame. The beginning of the frame is marked by the carrier going active and the end marked by carrier going inactive. The preamble has a 56 bit sequence of 101010 . . . . ending in a 0. This is followed by 8 bits of start of frame delimiter (sfd) - 10101011. These bits are transmitted with the MSB (leftmost bit) transmitted first. Source and destination fields are 6 bytes long. The first byte is the least significant byte. These fields are transmitted with LSB first. The length field is 2 bytes long and gives the length of data in the Information field. The entire information field is a minimum of 46 bytes and a maximum of 1500 bytes. If the data content of the Information field is less than 46, padding bytes are used to make the field 46 bytes long. The Length field indicates how much real data is in the Information field. The last 32 bits of the frame is the Frame Check Sequence (FCS) and contains the CRC for the frame. The CRC is calculated from the beginning of the destination address to the end of the Information field. The generating polynomial (Autodin II) used for CRC is:

$$x^{32} + x^{26} + x^{23} + x^{22} + x^{16} + x^{12} + x^{11} + x^{10} + x^8 + x^7 + x^5 + x^4 + x^2 + x + 1$$

The frames can be directed to a specific node (LSB of address must be 0), to a group of nodes (multicast or group—LSB of address must be 1) or all nodes (broadcast—all address bits must be 1).

## 7.2.5 Signal Propagation and Collision

Figure 7-12 will be used to illustrate three typical situations in a StarLAN with two IHUBS and one HHUB. Nodes A and B are connected to HUB1, nodes C and D to HUB2 and node E to HUB3.




Figure 7-11. Framing

7.2.5.1 SITUATION # 1

Whenever node A transmits a frame Fa, it will reach HUB1. If node B is silent, there is no collision. HUB1 will send Fa to HUB3 after re-timing the signal. If nodes C, D and E are also silent, there is no collision at HUB2 or HUB3. Since HUB3 is the HHUB, it sends the frame Fa to HUB1, HUB2 and to node E after re-timing. HUB1 and HUB2 send the frame Fa to nodes A, B and C, D. Thus, Fa reaches all the nodes on the network including the originator node A. If the signal received by node A is a valid Manchester signal and not the Collision Presence Signal (CPS) for the entire duration of the slot time, then the node A assumes that it was a successful transmission.

7.2.5.2 SITUATION # 2

If both nodes A and B were to transmit, HUB1 will detect it as a collision and will send signal Fx (the Collision Presence Signal) to the HUB3—Note that HUB1 does not send Fx to nodes A and B yet. HUB 3 receives a signal from HUB1 but nothing from node E or HUB2, thus it does not detect the situation as a collision and simply re-times the signal Fx and sends it to node E, HUB2 and HUB1. Fx ultimately reach all the nodes. Nodes A and B detect this signal as CPS and call it a collision.

7.2.5.3 SITUATION # 3


In addition to nodes A and B, if node C were also to transmit, the situation at HUB1 will be the same as in situation #2. HUB2 will propagate Fc from C towards HUB3. HUB3 now sees two of its inputs active and hence generates its own Fx signal and sends it towards each node.

These situations should also illustrate the point made earlier in the chapter that, the StarLAN network, with nodes connected to multiple HUBs is, in effect, equivalent to all the nodes connected to a single HUB.

7.2.6 StarLAN Network Parameters


At the time of writing (June, 1985 revision of IEEE 802.3-1BASE5 specifications), all the StarLAN network parameters defined, match those of Ethernet. Some important ones are:

- Preamble length (incl. sfd) ..... 64 bits
- Address length ..... 6 bytes
- FCS length CRC(Autodin II) ..... 32 bits
- Maximum frame length ..... 1518 bytes
- Minimum frame length ..... 64 bytes
- Slot time ..... 512 bit times
- Interframe spacing ..... 96 bit times
- Minimum jam timing ..... 32 bit times
- Maximum number of collisions ..... 16
- Backoff limit ..... 10
- Backoff method ..... Truncated binary exponential
- Encoding ..... Manchester
- Propagation delay between most distant nodes ..... 130 bit times
- Maximum delay through IHUB ..... 10 bit times
- Maximum delay per cable segment ..... 4 bit times
- Bits eaten up in the HUB ..... 4 bits
- Clock tolerance ..... ±0.01%
- Maximum jitter per segment ..... ±90 ns




231422-12

Situation # 1. A Transmitting



231422-13

Situation # 2. A & B Transmitting



231422-14

Situation # 3. A, B & C Transmitting

HUB1, HUB2 are IHUBs  
 HUB3 is the HHUB  
 Fa, Fb, Fc—Frames from nodes A, B & C  
 Fx—Collision Presence Signal

Figure 7-12. Signal Propagation and Collisions



### 7.3 LAN CONTROLLER FOR StarLAN

One of the attractive features of StarLAN is the availability of the 82588, a VLSI LAN controller, designed to meet the needs of a StarLAN node. The main requirements of a StarLAN node controller are:

1. IEEE 802.3 compatible CSMA/CD controller.
2. Configurable to StarLAN network and system parameters.
3. Generation of all necessary clocks and timings.
4. Manchester data encoding and decoding.
5. Detection of the Collision Presence Signal.
6. Carrier Sensing.
7. Squelch or bad signal filtering.
8. Fast and easy interface to the processor.

82588 performs all these functions in silicon, providing a minimal hardware interface between the system processor and the StarLAN physical link. It also reduces the software needed to run the node, since a lot of functions, like deferring, back off, counting the number of collisions etc., are done in silicon.

#### 7.3.1 IEEE 802.3 Compatibility

The CSMA/CD control unit on the 82588 performs the functions of deferring, maintaining the Interframe

Space (IFS) timing, reacting to collision by generating a jam pattern, calculating the back-off time based on the number of collisions and a random number, decoding the address of the incoming frame, discarding a frame that is too short, etc. All these are performed by the 82588 in accordance to the IEEE 802.3 standards. For inter-operability of different nodes on the StarLAN network it is very important to have the controllers strictly adhere to the same standards.

#### 7.3.2 Configurability of the 82588

Almost all the networking parameters are programmable over a wide range. This means that the StarLAN parameters form a subset of the total potential of the 82588. This is a major advantage for networks whose standards are being defined and are in a flux. It is also an advantage in carrying over the experience gained with the component in one network to other applications, with differing parameters.

The 82588 is initialized or configured to its working environment by the CONFIGURE command. After the execution of this command, the 82588 knows its system and network parameters. A configure block in memory is loaded into the 82588 by DMA. This block contains all the parameters to be programmed as shown in Figure 7-13. Following is a partial list of the param-

	7	6	5	4	3	2	1	0
				BYTE COUNT (L.S.B)				
				BYTE COUNT (M.S.B)				
CHAINING	SERIAL MODE	SAMPLING RATE	OSC RANGE			FIFO LIMIT		
			BUFFER		LENGTH			
EXT LOOP-BACK	INT LOOP-BACK		PREAM LEN		NO SRC ADD INS		ADD LEN	
BACK OFF METHOD		EXP	PRIO		DIF.MAN /MANCH.		LINEAR PRIORITY	
			INTER		FRAME		SPACING	
					SLOT TIME (L)			
			RETRY NUMBER		CDBBC		SLOT TIME (H)	
PAD	BIT STUFF	CRC16	NO CRC INSERT		T <sub>x</sub> ON NO CRS	MANCH. /NRZI	BC DIS	PRM
CDT SRC		CDT FILTER			CRS SRC		CRS FILTER	
		MINIMUM		FRAME		LENGTH		

231422-15

Figure 7-13. Configuration Block

ters with the programmable range and the StarLAN value:

Parameter	Range	StarLAN Value
Preamble length	2, 4, 8, 16 bytes	8
Address length	0 to 6 bytes	6
CRC type	16, 32 bit	32
Minimum frame length	6 to 255 bytes	64
Interframe Spacing	12 to 255 bit times	96
Slot time	1 to 2047 bit times	512
Number of retries	0 to 15	15
Data encoding	NRZI, Man., Diff. Man.	Manch.
Collision detection	Code viol., Bit comp.	Code Viol.

Beside these, there are many other options available, which may or may not apply to StarLAN:

- Data sampling rate of 8 or 16
- Operating in Promiscuous mode
- Reception of Broadcast frames
- Internal loopback operation
- External loopback operation
- Transmit without CRC
- HDLC Framing
- :
- :

### 7.3.3 Clocks and Timers

The 82588 requires two clocks; one for the operation of the system interface and another for the serial side. Both clocks are totally asynchronous to each other. This permits transmitting and receiving frames at data rates that are virtually independent of the speed at which system interface operates.

The serial clock can be generated on chip using just an external crystal of a value 8 or 16 times the desired bit rate. An external clock may also be used.

The 82588 has a set of timers to maintain various timings necessary to run the CSMA/CD control unit. These are timings for the Slot time, Interframe spacing time, Back off time, Number of collisions, Minimum frame length, etc. These timers are started and stopped automatically by the 82588.


### 7.3.4 Manchester Data Encoding and Decoding

In StarLAN the data transmitted by the node must be encoded in Manchester format. Node should also be able to decode Manchester encoded data when receiving a frame—a process also known as clock recovery. The 82588 does the encoding and decoding of data bits for data rates up to 2 Mb/s.

Besides Manchester, the 82588 can also do encoding and decoding in NRZI and Differential Manchester formats. Figure 7-14 shows samples of encoding in these three formats. The main advantage of NRZI over the other two is that NRZI requires half the channel bandwidth, for any given data rate. On the other hand, since the NRZI signal does not have as many transitions as the other two, clock recovery from it is more difficult. The main advantage of Differential Manchester over straight Manchester is that for a signal that is differentially driven (as in RS 422), crossing of the two wires carrying the data does not change the data received at the receiver. In other words, NRZI and Differential Manchester encoding methods are polarity insensitive.

### 7.3.5 Detection of the Collision Presence Signal

In a StarLAN network, HUB informs the nodes that a collision has occurred by sending the Collision Presence Signal (CPS) to the nodes. The CPS signal is a special signal which contains violations in Manchester encoding. Figure 7-15 shows the CPS signal. It has a 5 microsec. period, looking very much like a valid Manchester signal except for missing transitions (or violations) at periodic intervals. When the 82588 decodes this signal, it fails to see mid-cell transitions repeatedly at intervals of 2.5 bit times and hence calls it a code violation. The edges of CPS are marked for illustration as a, b, c, d, . . . l. Let us see how the 82588 interprets the signal if it starts calling the edge 'a' as the mid-cell transition for '1'. Then edge at 'b' is '0'. Now the 82588 expects to see an edge at '\*' but since there is none, it is a Manchester code violation. The edge that eventually does occur at 'd' is then used to re-synchronize and, since it is a falling edge, it is taken as a mid-cell transition for '0'. The edge at 'e' is for a '1' and then again there is no edge at '\*'. This goes on, with the 82588 flagging code violation and re-synchronizing again every 2.5 bit times as shown in Figure 7-15. When a transmitting node sees this CPS signal being returned by the HUB (instead of a valid Manchester signal it transmitted), it assumes that a collision occurred. The 82588 has two built-in mechanisms to detect collisions. These mechanisms are very general and can be used for a very broad class of applications to detect collisions in



Encoding Method	Mid Bit Cell Transitions	Bit Cell Boundary Transitions
Binary	Do not exist.	Identical to original data.
NRZI	Do not exist.	Exist only if original data bit equals 0. Dependent on present encoded signal level: to 0 if 1 to 1 if 0
Manchester	Exist for every bit of the original data: from 0 to 1 for 1 from 1 to 0 for 0	Exist for consequent equal bits of original data: from 1 to 0 for 1 1 from 0 to 1 for 0 0
Differential Manchester	Exist for every bit of the original data. Dependent on present Encoded signal level: to 0 if 1 to 1 if 0	Exist only if original data bit equals 0. Dependent on present Encoded signal level: to 0 if 1 to 1 if 0

Figure 7-14. 82588 Data Encoding Rules





Figure 7-15. 82588 Decoding the Collision Presence Signal

a CSMA/CD network. Using these mechanisms, the 82588 can detect collisions (two or more nodes transmitting simultaneously) by just receiving the collided signal during transmission, even if there were no HUB generating the CPS signal.

**7.3.5.1 COLLISION DETECTION BY CODE VIOLATION**


If during transmission, the 82588 sees a violation in the encoding (Manchester, NRZI or Differential Manchester) used, then it calls it a collision by aborting the transmission and transmitting a 32 bit jam pattern. The algorithm used to detect collision, and even to do the data decoding, is based on finding the number of sampling clocks between an edge to the next edge. Suppose an edge occurred at time 0, the sampling instant of the next edge determines whether it was a collision (C), a long pulse (L)—with a nominal width of 1 bit time—or a short pulse (S)—nominal width of half a bit time. The following two charts show the decoding and collision detection algorithm for sampling rates of 8 and 16 when using Manchester encoding. The numbers at the bottom of the line indicate sampling instances after the occurrence of the last edge (at 0). The alphabets on the top show what would be inferred by the 82588 if the next edge were to be there.



Collision also if:

- RxD stays low for 13 samples or more
- A mid cell transition is missing

Sampling rate = 16 (clock is 16x bit rate)



Collision also if:

- RxD stays low for 13 samples or more
- A mid cell transition is missing

A single instance of code violation can qualify as collision. The 82588 has a parameter called collision detect filter (CDT Filter) that can be configured from 0 to 7. This parameter determines for how many bit times the violation must remain active to be flagged as a collision. For StarLAN CDT Filter must be configured to 0—that is disabled.

**7.3.5.2 COLLISION DETECTION BY SIGNATURE (OR BIT) COMPARISON**

This method of collision detection compares a signature of the transmitted data with that of the data received on the RxD pin while transmitting. Figure 7-16 shows a block diagram of the logic. As the frame is transmitted it flows through the CRC generation logic. A timer, called the Tx slot timer, is started at the same time that




Figure 7-16. Collision Detection by Signature Comparison

the CRC generation starts. When the count in the timer reaches the slot time value, the current value of the CRC generator is latched in as the transmit signature. As the frame is returned back (through the HUB) it flows through the CRC checker. Another timer—Rx slot timer—is started at the same time as the CRC checker starts checking. When this timer reaches the slot time value, the current value of the CRC checker is latched in as the receive signature. If what is received is same as what was transmitted during the collision window, then it is assumed that there was no collision. Whereas, if the signatures do not match, a collision is assumed to have occurred.

Note that, even if the collision were to occur in the first few bits of the frame, a slot time must elapse before it is detected. In the code violation method, collision is detected within a few bit times. However, since the signature method compares the signatures, which are characteristic of the frame being transmitted, it is more robust. The code violation method can be fooled by returning a signal to the 82588 which is not the same as the transmitted signal but is a valid Manchester signal—like a 1 MHz signal. Both methods can be used simultaneously giving a combination of speed and robustness.

### 7.3.5.3 ADDITIONAL COLLISION DETECTION MECHANISM

In addition to the collision detection mechanisms described in the preceding sections, the 82588 also flags collision when after starting transmission any of these conditions become valid:

- a. Half a slot time elapse and the carrier sense of 82588 is not active.
- b. Half a slot time + 16 bit times elapse and the opening flag (sfd) is not detected.
- c. Carrier sense goes inactive after an opening flag is received with transmitter still active.

These add a further robustness to the collision detection mechanism of the 82588. It is also possible to OR an externally generated collision detect signal to the internally generated condition.

## 7.3.6 Carrier Sensing

StarLAN network is considered to be busy if there are transitions on the cable. Carrier is supposed to be active if there are transitions. Every node controller needs to know when the carrier is active and when not. This is done by the carrier sensing circuitry. On the 82588 this circuit is on chip. It looks at the RxD (receive data) pin and if there are transitions, it turns on an internal carrier sense signal. It turns off the carrier sense signal if

RxD remains in idle (high) state for 1.6 bit times. This carrier sense information is used to mark the start of the interframe space time and the back off time. The 82588 also defers transmission when the carrier sense is active.

When operating in the NRZI encoded mode, carrier sense is turned off if RxD pin is in the idle state for 8 bit times (instead of 1.6) or more.

## 7.3.7 Squelching the Input

Squelch circuits are used to filter out bad signal on the receive data input. Two types of filtering are necessary. One in the voltage domain—called the voltage squelch, another in the time domain—called the time squelch. Squelch improves the reliability of the node and also the stability of the network.

Voltage squelch is done to filter out signal whose strength is below a defined threshold (0.6 volts for StarLAN). It prevents idle line noise from disturbing the receive circuits on the controller. The voltage squelch circuit is placed right after the receiving pulse transformer. It enables the input to the RxD pin to the 82588 only when the signal strength is above the threshold.

If the signal received has the proper level but not the proper timing, it should not bother the receiver. This is accomplished by the time squelch circuit on the 82588. Time squelching is essential to weed out spikes, glitches and bad signal especially at the beginning of a frame. The 82588 does not turn on its carrier sense (or receive enable) signal until it receives three consecutive edges, each separated by time periods greater than  $\frac{1}{8}$ th bit times at x16 sampling (and  $\frac{1}{4}$  bit times at x8 sampling) but less than 1.6 bit times as shown in Figure 7-17. See how spikes are filtered out.

The carrier sense activation can be programmed for a further delay by up to 7 bit times by a configuration parameter called carrier sense filter. See Figure 7-17.

## 7.3.8 System Bus Interface

The 82588 has a conventional bus interface making it very easy to interface it to any processor bus. Figure 7-18 shows that it has an 8 bit data bus, read, write, chip select, interrupt and reset pins going to the processor bus. It also needs an external DMA controller for data transfer. A system clock of up to 8 MHz is also needed. The read and write access times of the 82588 are very short—95 ns—as shown by Figure 7-19. This further facilitates interfacing the controller to almost any processor.




Figure 7-17. Carrier Sensing and Squelch




Figure 7-18. Chip Interface




Figure 7-19. Access Times





Figure 7-20. Register Access



4 Status registers are accessed through one read port



231422-23

The pointer can be changed using a command or can be automatically incremented.

```

READ_STATUS_588: PROCEDURE ;                               /* COMMAND 15 */

    OUTPUT (CS_588) = 15 ;                                /* RELEASE POINTER, INITIAL = 00 */
    STATUS_588(0)=INPUT (CS_588) ;                       /* REFRESH STATUS REGISTER IMAGE */
    STATUS_588(1)=INPUT (CS_588) ;                       /* IN MEMORY.
    STATUS_588(2)=INPUT (CS_588) ;
    STATUS_588(3)=INPUT (CS_588) ;

    RETURN

END READ_STATUS_588 ;
  
```

#### READING 4 STATUS REGISTERS

Figure 7-21. Reading the Status Register

The 82588 has over 50 bytes of registers, and most are accessed only indirectly. Figure 7-20 shows the register access mechanism of the 82588. It has one I/O port and 2 DMA channel ports. These are the windows into the 82588 for the CPU and the DMA controller. An external CPU can write into the Command register and read from the Status registers using I/O instructions and asserting chip select and write or read lines. Although there is just one I/O port and 4 status registers, they can be read out in a round robin fashion through the same port as shown in Figure 7-21. Other registers like the Configuration, Individual Address registers can be accessed only through DMA. All the internal registers can be dumped into memory by DMA using the Dump command. The execution of some of the commands is described in section 7.4. See the 82588 Reference Manual for details on these commands.

### 7.3.9 Debug and Diagnostic Aids

Besides the standard functions that can be used directly for StarLAN, the 82588 offers many debug and diagnostics functions. The DIAGNOSE command of the 82588 does a self-test of most of the counters and timers in the 82588 serial unit. Using the DUMP command,

all the internal registers of the 82588 can be dumped into the memory. The TDR command does Time Domain Reflectometry on the network. The 82588 has two loopback modes of operation. In the internal loopback mode the 82588 can receive its own transmitted frame. This is very useful to test the transmit and receive units of the chip and also the system interface. The external loopback can be used to test even the external link at the full data rate.

### 7.3.10 Jitter Performance

When the 82588 receives a frame from the HUB, the signal has a jitter. The jitter is the shifting of the edges of the signal from the nominal position due to the transmission over a length of cable. Many factors like, intersymbol (resulting due to specific sequence of 0's and 1's) interference, rise and fall times of drivers and receivers, cross talk, etc., contribute to the jitter. StarLAN specifies a maximum jitter of  $\pm 90$  ns whenever the signal goes from a node/HUB to HUB/node. Figure 7-22 shows that the jitter tolerance of the 82588 is 120 ns for Manchester encoded data at 1 Mb/s giving an ample safety margin.




Figure 7-22. 82588 Jitter Tolerance

### 7.4 THE 82588

This chapter describes the basic 82588 operations. Please refer to the 82588 Reference Manual or the LAN Components User's Manual for a detailed description. Basic operations like transmitting a frame, receiving a frame, configuring the 82588 and dumping the register contents are discussed here to give a feel for how the 82588 works.

#### 7.4.1 Transmit and Retransmit Operations

To transmit a frame, the CPU prepares a block in the memory called the transmit data block. As shown in Figure 7-23, this block starts with a byte count field, indicating how long the rest of the block is. The destination address field contains the node address of the destination. Rest of the block contains the information or the data field of the frame. The CPU also programs the DMA controller with the start address of the transmit data block. The DMA byte count must be equal to or greater than the block length. The 82588 is then issued a TRANSMIT command—an OUT instruction to the command port of the 82588. The 82588 starts generating DMA requests to read in the transmit data block by DMA. It also determines whether and how long it must defer on the link and when it can, it starts transmitting with the preamble. The 82588 constructs the frame on the fly. It takes the destination address from the memory, source address as its own individual address (previously programmed), data field from the memory and the CRC, generated on chip, at the end of the frame.

At the conclusion of transmission the 82588 generates an interrupt to the CPU. The CPU can read the status registers to find out if the transmission was successful. If a collision occurs during transmission, the 82588 aborts transmission and generates the jam sequence, as required by IEEE 802.3, and informs the CPU by interrupt and the status register. It also starts the back-off timer.

To re-attempt transmission, the CPU must reinitialize the DMA controller to the start of the transmit data block and issue a RETRANSMIT command to the 82588. When the 82588 receives the retransmit command and the back-off timer has expired, it transmits again. Interrupt and the status register contents again indicate the success or failure of the (re)transmit attempt.

The main difference between transmit and retransmit command is that retransmit command does not clear the internal count for the number of collision occurred, whereas transmit command does. Moreover, retransmit takes effect only when the back-off timer has expired.




Figure 7-23. Transmit Operation




Figure 7-24. Receive Operation (Single Buffer)

### 7.4.2 Configuring the 82588

To initialize the 82588 and program its network and system parameters, a configure operation is performed. It is very similar to the transmit operation. Instead of a transmit data block as in transmit command, a configure data block—shown in Figure 7-13—is prepared by the CPU in the memory. The first two bytes of the block specify the length of rest of the block, which specify the network and system parameters for the 82588. The DMA controller is then programmed by the CPU to the beginning of this block and a CONFIGURE command is issued to the 82588. The 82588 reads in the parameters by DMA and loads the parameters in the on-chip registers.

Similarly, for programming the INDIVIDUAL ADDRESS and MULTICAST ADDRESSES, the DMA controller is used to load the 82588 registers.

### 7.4.3 Frame Reception

Before enabling the 82588 for reception the CPU must make a buffer available for the frame to be received. The CPU must program the DMA controller with the starting address of the buffer and then issue the ENABLE RECEIVER command to the 82588. When a frame arrives at the RxD pin, of the 82588, it starts receiving the frame. Only if the address in the destination address matches either the Individual address, Multicast address or if it is a broadcast address, is the frame deposited into memory by the 82588 using DMA. The format of storage in the memory is shown in Figure 7-24. At the end, a two byte field is attached which shows the status of the received frame. If CRC, alignment or overrun errors are encountered, they are reported. An interrupt from 82588 occurs when all the bytes have been transferred to the memory. This informs the CPU that a new frame has been received.

If the received frame has errors, the CPU must recover (or re-use) the buffer. Note that the entire frame is deposited into one buffer.

#### 7.4.3.1 MULTIPLE BUFFER FRAME RECEPTION

It is also possible to receive a frame into a number of fixed size buffers. This is particularly economical if the received frames vary widely in size. If the single buffer scheme were used as described above, the buffer required would have to be bigger than the longest expected frame and would be very wasteful for very short (typically acknowledge or control) frames. The multiple buffer reception is illustrated in Figure 7-25. It uses two DMA channels for reception.




Figure 7-25. Multiple Buffer Reception

As in single buffer reception, the one channel, say channel 0, of the DMA controller is programmed to the start of buffer 1, and the 82588 is enabled for reception with the chaining bit set. As soon as the first byte is read out of the 82588 by the DMA controller and written into the first location of buffer 1, the 82588 generates an interrupt, saying that it is filling up its last available buffer and one more buffer must be allocated. The filling up of the buffer 1 continues. The CPU responds to the interrupt by programming the other DMA channel—channel 1—with the start address of the second buffer and issuing an ASSIGN ALTERNATE buffer command with an INTACK (interrupt acknowledge). This informs the 82588 that one more buffer is available on the other channel. When buffer 1 is filled up (the 82588 knows the size of buffers from the configuration command), the 82588 starts generating the DMA requests on the other channel. This automatically starts filling up buffer 2. As soon as the first byte is written into buffer 2, the 82588 interrupts the CPU again asking for one more buffer. the CPU programs the channel 0 of the DMA controller with the start address of buffer 3, issues an ASSIGN ALTERNATE buffer command with INTACK. This keeps the buffer 3 ready for the 82588. This switching of channels continues until the entire frame is received generating an end of frame interrupt. The CPU maintains the list of pointers to the buffers used.

Since a new buffer is allocated at the time of filling up of the last buffer. The 82588 automatically switches to the new buffer to receive the next frame as soon as the last frame is completely received. It can start receiving the new frame almost immediately even before the end of frame interrupt is serviced and acknowledged by the CPU. If a new frame comes in, and the previous frame interrupt is not yet acknowledged, the interrupt line goes active again for the buffererd one.

If by the time a buffer fills up no new buffer is available, the 82588 keeps on receiving. An overrun will occur and will be reported in the received frame status. However, ample time is available for the allocation of a new buffer. It is roughly equal to the time to fill up a buffer.

For 128 byte buffers it is  $128 \times 8 = 1024$  microseconds or approximately 1 millisec. You get 1 ms to assign a new buffer after getting the interrupt for it. Hence the process of multiple buffer reception is not time critical for the system performance.

This method of reception is particularly useful to guarantee the reception of back-to-back frames separated by IFS time. This is because a new buffer is always available for the new frame after the current frame is received.

Although both the DMA channels get used up in receiving, only one channel is kept ready for reception and the other one can be used for other commands until the reception starts. If an execution command like transmit or dump command is being executed on a channel which must be allocated for reception, the command gets aborted when the ASSIGN ALTERNATE BUFFER command is issued to the channel used for the execution command. The interrupt for command aborted occurs after the end of frame interrupt.

#### 7.4.4 Memory Dump of Registers

All the 82588 internal registers can be dumped in the memory by the DUMP command. A DMA channel is used to transfer the register contents to the memory. It is very similar to reception of a frame; instead of data from the serial link, the data from the registers gets written into the memory. This provides a software debugging and diagnostic tool.

#### 7.4.5 Other Operations

Other 82588 operations like DIAGNOSE, TDR, ABORT, etc. do not require any parameter or data transfer. They are executed by writing a command to the 82588 command register and knowing the results (if any) through the status registers.




Figure 7-26. 82588 Based StarLAN Node




Figure 7-27. StarLAN Node Schematics

## 7.5 StarLAN NODE FOR IBM PC

This chapter deals with the hardware—the StarLAN board—to interface the IBM PC to a StarLAN Network. This is a slave board which takes up one slot on the I/O channel of the IBM PC. Figure 7-26 shows an abstract block diagram of the board. It requires the IBM PC resources of the CPU, memory, DMA and interrupt controller on the system board to run it. Such a board has two interfaces. The IBM PC I/O Channel on the system or the parallel side and the telephone grade twisted pair wire on the serial side. Figure 7-27 shows the circuit diagram of the board.

### 7.5.1 Interfacing to the IBM PC I/O Channel

IBM PC has 8 slots on the system board to allow expansion of the basic system. All of them are electrically identical and the I/O channel is the bus that links them all to the 8088 system bus. The I/O channel contains an 8 bit bidirectional data bus, 20 address lines, 6 levels




Figure 7-28. I/O Channel Diagram

of interrupt, 3 channels of DMA control lines and other control lines to do I/O and memory read/write operations. Figure 7-28 shows the signals and the pin assignment for the I/O Channel.

### 7.5.1.1 CHIP SELECT AND DATA BUS INTERFACING

The 82588 on our board has to be accessible to the CPU on the system board. The CPU access the 82588 by I/O instructions. On the StarLAN board, chip select must be generated to select the 82588 when it is addressed. Figure 7-29 shows the I/O address map for the

Hex Range	Usage
000-00F	DMA Chip 8237A-5
020-021	Interrupt 8259A
040-043	Timer 8253-5
060-063	PPI 8255A-5
080-083	DMA Page Registers
0AX*	NMI Mask Register
0CX	Reserved
0EX	Reserved
200-20F	Game Control
210-217	Expansion Unit
220-24F	Reserved
278-27F	Reserved
2F0-2F7	Reserved
2F8-2FF	Asynchronous Communications (Secondary)
300-31F	Prototype Card
320-32F	Fixed Disk
378-37F	Printer
380-38C**	SDLC Communications
380-389**	Binary Synchronous Communications (Secondary)
3A0-3A9	Binary Synchronous Communications (Primary)
3B0-3BF	IBM Monochrome Display/Printer
3C0-3CF	Reserved
3D0-3DF	Color/Graphics
3E0-3E7	Reserved
3F0-3F7	Diskette
3F8-3FF	Asynchronous Communications (Primary)

\* At power-on time, the Non Mask Interrupt into the 8088 is masked off.

This mask bit can be set and reset through system software as follows:

Set mask: Write hex 80 to I/O Address hex A0 (enable NMI)

Clear mask: Write hex 00 to I/O Address hex A0 (disable NMI)

\*\* SDLC Communications and Secondary Binary Synchronous Communications cannot be used together because their hex addresses overlap.

Figure 7-29. I/O Address Map

IBM PC. Address of 300H was chosen for the StarLAN board. A PAL (16L8) is used to do the control signal interfacing between the 82588 and the I/O Channel. Signals A3 to A9 and AEN are used to generate the chip select for the 82588:

$$CS^* = \overline{!(AEN \& !A3 \& !A4 \& !A5 \& !A6 \& !A7 \& A8 \& A9)} \\ \# (IOR^* \& IOW^*);$$

**NOTE:**

ABEL PAL programming language is used for PAL equations in this and the next section. An asterisk (\*) following a signal name indicates that it is active low. Following operators are used:

! = invert (complement), # = logical OR, & = logical AND

The data bus D0 to D7 is buffered from the 82588 by 74LS245. The transceiver is always kept enabled. The direction of the transceiver is switched whenever a read operation is done by the CPU OR THE DMA controller using the equation:

$$DIR = IOR^* \# (DACK1^* \& DACK3^* \& CS^*);$$

A part of the PAL (first 4 equations) is used to correct a problem with the timing of WR and DACK signals which is relevant only to the A-2 stepping of the 82588. B-step will not require the correction, although it will also work with this circuit.

### 7.5.1.2 CLOCK GENERATION

The 82588 requires two clocks for operation. The system clock and the serial clock. The serial clock can be generated on chip by putting a crystal across X1 and X2 pins. Alternatively, an externally generated clock can be fed in at pin X1 (with X2 left open). In both cases, the frequency must be either 8 or 16 times (sampling factor) the desired bit rate. For StarLAN, 8 or 16 MHz are the correct values to generate 1 Mb/s data




Figure 7-30. Crystal Specs

rate. A configuration parameter is used to tell the 82588 what the sampling factor is. An externally supplied clock must have MOS levels (0.6V-3.9V). Specifications for the crystal and the circuit are shown in Figure 7-30.

The system clock has to be supplied externally. It can be up to 8 MHz. This clock runs the parallel side of the 82588. Its frequency does not have any impact on the read and write access times but on the rate at which data can be transferred to and from the serial side of the 82588. For the A-2 stepping, this clock must be a MOS level signal. For the B-stepping, a TTL level signal (0.8V-2.0V) will suffice.

The I/O channel of the IBM PC supplies a 4.77 MHz signal of 33% duty cycle. This would do for the system clock. It was decided to generate a separate clock on the StarLAN board to be independent of the I/O channel clock so that this board can also be used in future IBM PCs and also in some other compatibles. The 8 MHz clock is converted to MOS level by 74HC00 and fed into both the system and serial clock inputs.

### 7.5.1.3 DMA INTERFACE

The 82588 requires two DMA channels for full operation. In this application, one channel is dedicated for reception and the other is used to do transmit and the other commands. Could you get away if you had just one DMA channel available? Although using the IEEE 802.3 protocol you either transmit or receive but not both simultaneously, if a channel is not dedicated to reception, you may lose a frame if you had just one DMA channel and were about to use it for transmitting. Such a lost frame can only be recovered at a higher level of communications software. So the recommendation is not to operate with just one DMA channel. It is, however, possible to operate without losing frames and using just one DMA channel. Appendix B describes this method.

The IBM PC system board has one 8237A DMA controller. Channel 0 is used for doing the refresh of DRAMs. Channels 1, 2 and 3 are available for add-on boards on the I/O Channel. The floppy disk controller board uses the DMA channel 2 leaving exactly two channels (1 and 3) for the 82588. The situation is worse if the IBM PC/XT is used, since it uses channel 3 for the Winchester hard disk leaving just the channel 1 for the 82588. On the other hand, the IBM PC/AT has 5 free DMA channels even after the floppy and the hard disk consume one each. We will assume that 8237A DMA channels 1 and 3 are available for the 82588 as in the case of the IBM PC.

Since the channel 0 of 8237A is used to do refresh of DRAMs all the channels should be operated in single byte transfer mode. In this mode, after every transfer for any channel the bus is granted to the current high-

est priority channel. In this way, no channel can hog the bus bandwidth and, more important, the refresh of DRAMs is assured every 15 microseconds since the refresh channel (number 0) has the highest priority. This mode of operation is very slow since the HOLD is dropped by the 8237A and then asserted again after every transfer. Demand mode of operation is a lot more suitable to 82588 but it cannot be used because of the refresh requirements. Flip-flops are used to interface the DRQ lines from the 82588 to the I/O channel to cut off the DRQ after every transfer. This prevents the 8237A from locking up if the 82588 releases the DRQ line after the transfer has occurred having held it active for the duration of the transfer. It also prevents the interference to the refresh timing if the 8237A were programmed in the demand mode for the 82588.

**7.5.1.4 INTERRUPT CONTROLLER**

The 82588 interrupts the CPU after the execution of a command or on reception of a frame. It uses the 8259A interrupt controller on the system board to interrupt the CPU. There are 6 interrupt request lines, IRQ2 to IRQ7, on the I/O channel. Figure 7-31 shows the assignment of the lines. In fact, none of the lines are free for use. To add any new peripheral which uses a system board interrupt you have to see that the board that normally uses that interrupt is not being used. It was decided to use IRQ5 for the 82588. The INT signal from the 82588 is buffered and connected to IRQ5.

Number	Usage
NMI	Parity
0	Timer
1	Keyboard
2	Reserved
3	Asynchronous Communications (Secondary) SDLC Communications BSC (Secondary)
4	Asynchronous Communications (Primary) SDLC Communications BSC (Primary)
5	Fixed Disk
6	Diskette
7	Printer

Figure 7-31. IBM PC Hardware Interrupt Listing

**7.5.2 Serial Link Interface**

The StarLAN board is connected to the twisted pair wiring using an extension cable (up to 8 meters—25 ft.). See Figure 7-32. One end of the cable plugs into the

telephone modular jack on the StarLAN board and the other end into a modular jack in the wall. The twisted pair wiring starts at the modular jack in the wall and goes to the wiring closet. In the wiring closet, another telephone extension cable is used to connect to a StarLAN HUB. The transmitted signal from the 82588 reach the on-board telephone jack through a RS-422 driver with pulse shaping and a pulse transformer. The received signals from the telephone jack to the 82588 come through pulse transformer, squelch circuit and a receive enable circuit.




Figure 7-32. Path from StarLAN Board to HUB

**7.5.2.1 TRANSMIT PATH**

The single ended transmit signal on the TxD pin has to be converted to a differential signal, for noise immunity, and the rise and fall times increased to 150 to 200 nanoseconds before feeding it to the pulse transformer. Am26LS30 is a RS-422 driver which converts the TxD signal to a differential signal. It also has slew rate control pins to increase to rise and fall times. A large rise and fall time is a key requirement for operation at 1 Mb/s on telephone grade wires to cut out cross-talk, interference and radiation. The 26LS30 converts a square pulse to a trapezoidal one—see Figure 7-33. The filtering effect of the cable further adds to reduce the higher frequency components from the waveform so that on the cable the signal is almost sinusoidal. The pulse transformer is for DC isolation. Pulse transformers from Pulse Engineering—type PE 64352—are specially designed for StarLAN. They introduce an additional rise and fall time of about 70–100 ns on the signal. Dual pulse transformers in 14 pin DIP are manufactured under the part number PE 64382.






Figure 7-33. Wave Shaping

7.5.2.2 RECEIVE PATH

The signal coming from the HUB over the twisted pair wire is received on the StarLAN board through a 110Ω line termination resistor and a pulse transformer. The pulse transformer is of the same type as for the transmit side and its function is dc isolation. The received signal which is differential and almost sinusoidal is fed to the Am26LS32 RS-422 receiver. As seen from the Figure 7-27 the pulse transformer feeds two RS-422 receivers. The one on the top is for squelch filtering and the one below is the real receiver which does real zero crossing detection on the signal and regenerates a square digital waveform from the sinusoidal signal that is received. Proper zero crossing detection is very essential; if the edges of the regenerated signal are not at zero crossings, the resulting signal may not be a proper Manchester encoded signal even if the original signal is valid Manchester. The resistors in the upper receiver keep its differential inputs at a voltage difference of 600 mV. These bias resistors ensure that the output of the upper receiver remains high as long as the input signal is less than 600 mV. It is very important that the RxD pin remains HIGH (not LOW or floating) whenever the receive line is idle. A violation of this may cause the 82588 to lock-up on transmitting. Remember, that based on the signal on the RxD pin, the 82588 extracts information on the data being received, Carrier Sense and Collision Detect. This squelch of 600 mV keeps the idle line noise from getting to the 82588. Figure 7-34 shows that when the differential input of the receiver crosses zero, a transition occurs at the output. It also shows that if the signal strength is below 600 mV, the output does not change. Note that the differential voltage at the lower receiver input is zero when the line is idle. The output of the squelch goes to a pulse stretcher which, as shown in Figure 7-35, generates an envelope of the received frame. The envelope is a receive enable

and is used to AND the signal from the real zero crossing receiver before feeding it to the RxD pin of the 82588. RxD pin requires a MOS level input for the A-2 stepping of the 82588 hence 74HC00 is used to interface the receive signal to the 82588. For the B-stepping RxD will be a TTL level input.




Figure 7-34. Squelch Circuit Output




Figure 7-35. Receiver Circuit

### 7.5.3 Cost

The parts needed for the circuit used cost about \$70 in 1k quantity in 1985. It occupies a board area of about 9 sq. inches (60 sq. cm). Beside the 82588, 2 pulse transformers, one receiver, one driver, one PAL and 5 SSI TTL chips are needed. A telephone modular jack and some passive components are also needed. Note that 3 of the 5 SSI chips would not be needed if the StarLAN interface were to sit on the motherboard.

### 7.5.4 80188 Interface to 82588

Although the 82588 interfaces easily to almost any processor, no processor offers as much of the needed functionality as the 80186 or its 8 bit cousin, the 80188. The 80188 is 8088 object code compatible processor with DMA, timers, interrupt controller, chip select log-

ic, wait state generator, ready logic and clock generator functions on chip. Figure 7-36 shows how the 82588, in a StarLAN environment interfaces to the 80188. It uses the clock, chip select logic, DMA channels, interrupt controller directly from the 80188. The interface between the CPU and the 82588 is totally eliminated.

### 7.5.5 iSBX Interface to StarLAN

Figure 7-37 shows how to interface the 82588 in a StarLAN environment to the iSBX bus. It uses 2 DMA channels—tapping the second DMA channel from a neighboring iSBX connector. Such a board can be used to make a StarLAN to an Ethernet or a SNA or DECNET gateway when it is placed on an appropriate SBC board. It may also be used to give a StarLAN access to any SBC board (with an iSBX connector) independent of the type of processor on the board.




Figure 7-36. 80188 Interface to 82588

7-31




Figure 7-37. SBX Interface to 82588  
7-32

### 7.5.6 Protection Circuits

Protection from high voltage on the cable can be achieved by connecting zener diodes to the pulse transformers as shown in Figure 7-38. The pulse transformers also protects the node from up to 2000 volts on the link.




Figure 7-38. Protection Circuits

### 7.6 THE StarLAN HUB

The function of a StarLAN HUB is described in section 7.2. Figure 7-39 shows a block diagram of a HUB. It receives signals from the nodes (or lower level HUBs) detects if there is a collision, generates the collision presence signal, re-times the signal and sends it out to the higher level HUB. It also receives signal from the higher level HUB, re-times it and sends it to all the nodes and lower level HUBs connected to it. If there is no higher level HUB, a switch on the HUB routes the upstream received signal down to all the lower nodes as shown in Figure 7-39. The functions performed by a HUB are:

- \*Receiving signals, squelch
- \*Carrier Sensing
- \*Collision Detection
- \*Collision Presence Signal Generation
- \*Signal Retiming
- \*Driving signals on to the cable
- \*Jabber Function




Figure 7-39. StarLAN HUB

## 7.6.1 The StarLAN HUB Design

Figure 7-40 shows the implementation of a 4 node, 1 level HUB. It is a header HUB with 4 ports. It performs all of the above mentioned functions except for the signal re-timing—which is not essential for a 1 level HUB, especially with 82588 based nodes which can tolerate a considerable amount (up to 120 ns) of jitter. Using the circuit in Figure 7-40, the design of the HUB will now be explained.

### 7.6.1.1 THE RECEIVING CIRCUITS AND CARRIER SENSING

The transmitted signal from each node or from a lower level HUB are received by the HUB through a line termination resistor of 110Ω and an isolation pulse transformer. The circuit, as seen in the upper right hand corner of the Figure 7-40, is identical to the receive circuit on the StarLAN board in Figure 7-27. Refer to section 7.5.2.2 for the description of the squelch and frame envelope detection circuits. The output of the envelope detection circuit is the Enable signal which is active whenever there is activity on the channel. From each of the input channels to the HUB we get one received signal, Rn and an enable (or Carrier Sense) signal En.

### 7.6.1.2 COLLISION DETECTION

Rn and En signals from each channel are fed to a 16L8 PAL. The PAL contains the logic for the following functions:

- \*Collision Detection
- \*Output Signal Selection
- \*Enabling the RS-422 Drivers

Collision Detection in the StarLAN HUB is performed by detecting the presence of activity on more than one input channel. This means if the signal En is active for more than one channel, a collision is said to occur. This translates to the PAL equation:

$$\begin{aligned} \text{COLLIS} = & \text{ENABL} \ \& \\ & \text{!}(( \text{EA} \ \& \ \text{!EB} \ \& \ \text{!EC} \ \& \ \text{!ED}) \ \# \\ & ( \text{!EA} \ \& \ \text{EB} \ \& \ \text{!EC} \ \& \ \text{!ED}) \ \# \\ & ( \text{!EA} \ \& \ \text{!EB} \ \& \ \text{EC} \ \& \ \text{!ED}) \ \# \\ & ( \text{!EA} \ \& \ \text{!EB} \ \& \ \text{!EC} \ \& \ \text{ED})); \end{aligned}$$

where

$$\text{ENABL} = \text{EA} \ \# \ \text{EB} \ \# \ \text{EC} \ \# \ \text{ED};$$

ENABL is active whenever at least one input channel is active and its complement is used to turn on the RS-422 drivers.

COLL is the complement of COLLIS, and is used to set the Collision flip-flop. This flip-flop remains set till the ENABL signal goes inactive again—till activity on all input channels have died out. The output of the Collision flip-flop, COLLEN, goes to the select input of the multiplexor (shown in Figure 7-39) which selects between the input signal (RCV)—in case of no collision—and the Collision Presence Signal (CS)—in case of collision. The multiplexor is also implemented in the PAL using the equation:

$$\text{SIGNAL} = (\text{RCV} \ \& \ \text{!COLLEN}) \ \# \ (\text{CS} \ \& \ \text{COLLEN});$$


where RCV is a qualified received signal—each input signal Rn qualified by the respective enable signal En—and also incorporating the AND gate as shown in the Figure 7-39. The AND gate has the function of selecting the active signal. Since the idle state of the signals is high, the single active signal is selected out by an AND function of all the input signals.

$$\text{RCV} = (\text{RA} \ \# \ \text{!EA}) \ \& \ (\text{RB} \ \# \ \text{!EB}) \ \& \ (\text{RC} \ \# \ \text{!EC}) \ \& \ (\text{RD} \ \# \ \text{!ED});$$

The 16L8 PAL has thus been used to perform the functions of qualifying the received signal, selecting the active signal, enabling the output drivers, detecting a collision and multiplexing the output signal between the received signal and the Collision Presence Signal.


### 7.6.1.3 THE COLLISION PRESENCE SIGNAL

The Collision Presence Signal (CPS) is generated by the HUB whenever the HUB detects a collision. It then propagates the CPS to the higher level HUB. The CPS signal pattern is shown in Figure 7-41. Whenever a StarLAN node receives this signal, it should be able to detect within a very few bit times that a collision occurred. Since the nodes detect the occurrence of a collision by detecting violations in Manchester encoding, the CPS must obviously be a signal which violates Manchester encoding. Figure 7-15 shows that the CPS has missing mid-cell transitions occurring every two and a half bit cells. These are detected as Manchester code violations. Thus, the StarLAN node is presented with collision detection indications every two and a half microseconds. This results in fast and reliable detection of collisions. CPS has a period of 5 microseconds.



231422-41

Figure 7-40. StarLAN HUB Schematics



231422-42

- Collision Presence Signal (CPS) is generated by the HUB when it detects more than one input line active.
- CPS violates Manchester encoding rules—due to missing mid-cell transitions—hence is detected as a collision by the DTE (82588).

**Choice of Collision Presence Signal**


- It is a Manchester look-alike signal—edges are 0.5 or 1.0  $\mu$ s apart.
  - Identical radiation, crosstalk and jitter characteristics
  - Eases retiming of the signal in the HUB
- It is easy to generate—1.5 TTL pack, or in a PAL

**Figure 7-41. Collision Presence Signal**


One may wonder why such a strange looking signal was selected for CPS. The rationale is that this CPS looks very much like a valid Manchester signal—edges are 0.5 or 1.0 microsec. apart—resulting in identical radiation, cross-talk and jitter characteristics as a true Manchester. This also makes the re-timing logic for the signals simpler—it need not distinguish between valid Manchester and CPS. Moreover, this signal is easy to generate.

Two important requirements for CPS are: a) it should be generated starting with a low phase and b) once it starts, it should continue until *all* the input lines to the HUB die out. Typically, when the collision occurs, the multiplexer in the HUB switches from RCV signal to the CPS. If just before switching the phase of the RCV signal is high and if CPS were to start with a high, the output signal going back to the nodes may remain high for over 1.5 bit times. This would be interpreted by the node, according to IEEE 802.3 specifications, as a loss of Carrier. The restriction a) prevents this. The restriction b) ensures that the CPS is seen by all nodes on the network since it is generated until every node has finished generating the Jam pattern.

CPS is generated using a 4 bit shift register and a flip-flop as shown in Figure 7-42. It works off a 2 MHz clock. A closer look at the CPS waveform shows that it is inverse symmetric within the 5 microseconds period. The circuit is a 5 bit shift register with a complementary feedback from the last to the first bit. The bits remain in defined states (01100) till collision occurs. On collision the bits start rotating around generating the pattern of 0011011001, 0011011001, 00110 ... with each state lasting for 0.5 microseconds.



**Figure 7-42. Collision Presence Signal Generation**



**Figure 7-43. Collision Scenario at the HUB**

Figure 7-43 shows a typical collision scenario at the HUB. Two nodes A and B with their signal Ra and Rb collide. Ea and Eb are their carrier sense or enable signals. The output SIGNAL could be seen switching



from Ra to the Collision Presence Signal as soon as Ea and Eb are both active. CPS remains active till COLLEN remains active—i.e. till either Ea or Eb is active.

**7.6.1.4 SIGNAL RETIMING**

Whenever the signal goes over a cable it suffers jitter. This means that the edges are no longer separated by the same 0.5 or 1.0 microseconds as at the point of origin. There are various causes of jitter. Drivers, receivers introduce some shifting of edges because of differing rise and fall times and thresholds. A random sequence of bits also produces a jitter. A maximum of 90 ns of jitter can accumulate in a StarLAN network from a node to a HUB or from a HUB to another HUB. The following values are proposals and are not yet finalized in the 1BASE5 standards draft (June 1985):

Transmitter	± 5 ns peak
Cable Intersymbol	± 20 ns peak
Cable Interference	± 50 ns peak
Receiver	± 5 ns peak
HUB	± 10 ns peak
<b>Total</b>	<b>± 90 ns peak</b>

It is important that the signal is cleaned up of this jitter before it is sent on the next stretch of cable because if too much jitter accumulates, the signal is no longer meaningful. A valid Manchester signal would, as a result of jitter, may no longer look like valid Manchester. The process of either re-aligning the edges or reconstructing the signal or even re-generating the signal so that it once again “looks new” is called re-timing. Its also called “de-jittering”. StarLAN requires that the signal is re-timed after it has travelled on a segment of cable. In a typical HUB two re-timing circuits are necessary; one for the signals going upstream towards the higher level HUB and the other for signals going downstream towards the nodes.

**7.6.1.5 DESIGNING THE RETIMING CIRCUIT**

The HUB shown in Figure 7-40 does not have a re-timing circuit. However, this section will discuss the principles of designing a re-timing circuit. Figure 7-44 shows the block diagram of a re-timing circuit. The data coming in is synchronized using an 8 MHz sampling clock. Edges in the waveform are detected doing an XOR of two consecutive samples. A counter counts the number of 8 MHz clocks between two edges. This gives an indication of long (6 to 10 clocks) or short (3 to 5 clocks) pulses in the received waveform. Pulses shorter than 3 clocks and longer than 10 clocks are ignored—allowed to pass through. It is assumed that these conditions occur only during idle state. Every time an edge occurs, the polarity of the waveform and the length—(S)hort or (L)ong—of the pulse is fed into the FIFO. Retiming of the waveform is done by actually generating a new waveform based on the information

being pumped into the FIFO. The signal regeneration unit reads the FIFO and generates the output waveform out of 8 MHz clock pulses based on what it reads:





Figure 7-44. Signal Retiming Circuit

FIFO	Output
S,1	1111
S,0	0000
L,0	00000000
L,1	11111111

**Example:**



<S,1>, <L,0>, <L,1>, <S,0>, <S,1> from the FIFO is regenerated as:  
1111000000001111111100001111

It could be seen that the output always has edges separated by 4 or 8 clock pulses—0.5 or 1.0 microseconds.

The FIFO is primarily needed to account for a difference of clock frequencies at the source and regeneration end. Due to this difference, data can come in faster or slower than the regeneration circuit expects. A 16 deep FIFO can handle frequency deviations of up to 200 ppm for frame lengths up to 1600 bytes. The FIFO also overcomes short term variations in edge separation. It is essential that the FIFO fills in up to about half before the process of regeneration is started. Thus, if the regeneration is done at a clock slightly faster than the source clock, there is always data in the FIFO to work from. That is why the FIFO threshold detect logic is necessary, which counts 8 edges and then enables the signal regeneration logic.

### 7.6.1.6 DRIVER CIRCUITS

The signal coming out of the PAL is sent back to the nodes in a 1 level HUB. The driver circuit used is identical to the one used in the node on the StarLAN board. Am26LS30 RS-422 driver is used to drive the pulse transformer. The slew rate capacitors on the drivers increase the rise and fall times of the pulses to 150 ns as required by StarLAN to overcome the cross-talk and radiation problems. The same signal is sent to all nodes on different drivers, pulse transformers and wires. For a multi-level HUB, the routing of signals is done as shown in Figure 7-39.

### 7.6.1.7 JABBER FUNCTION

This design does not implement the jabber unit but it is described here for completeness. IEEE 802.3 does not require this feature; it is an option. The jabber function in the HUB is to deal with abnormally long transmissions on the network by any node. The jabber unit monitors the time taken by any single transmission. If this exceeds a time-out value T1, then the HUB transmits the CPS signal until all inputs become idle. If all inputs are not idle in time T2, then the Jabber unit disables (or ignores) the active inputs and treats them as idle. The Jabber unit can re-enable the disabled inputs after a time T3. These timing relations are shown in Figure 7-45. It shows the outputs JT1, JT2 and JT3 of the 3 timers needed to implement this function. Instances (1), (2), (3) and (4) show the following events and actions:

- (1)—Start of transmission.
- (2)—Jabber Timer 1 times out here, if the input(s) are active, Timer 2 is started and CPS is generated and propagated.

(3)—Timer 2 runs out. CPS is stopped. If input(s) not yet idle, the active inputs are disabled. Timer 3 is started.

(4)—Timer 3 runs out. Disabled units may be enabled.

The current definitions of the jabber timers T1, T2 and T3 are:

T1: 25–100 ms; 2–8 times maximum frame size

T2: 5–40 ms; 10–80 times slot time

T3: 20–80 times T1




Figure 7-45. Jabber Timing Relations

## 7.6.2 HUB Reliability

Since the StarLAN HUBs form focal points in the network, it is obviously important that they are very reliable, since it can be single point of failure which can affect a number of nodes or can even bring down the whole network. Initial studies done by AT&T on their 20 node HUB have shown that they have a MTBF of 7 years and the most unreliable part is the connector (the telephone jack). Additional studies done by TANDEM Computers have shown that a fault tolerant HUB is not a necessity.

## 7.7 SOFTWARE DRIVER

The software needed to drive the 82588 in a StarLAN environment is not different from that needed in a generic CSMA/CD environment. This section goes into specific procedures used for operations like TRANSMIT, RECEIVE, CONFIGURE, DUMP, ADDRESS SET-UP, etc. A special treatment will be given to interfacing with the IBM PC—DMA, interrupt and I/O. Since all the routines were written and tried out in PLM-86 and ASM-86, all illustrations are in these languages.

## 7.7.1 Interfacing to IBM PC

The StarLAN board interfaces to the CPU, DMA controller and the interrupt controller on the IBM PC system board. The software to operate the 82588 runs on the system board CPU. The illustrated routines in this section show exactly how the software interface works between the system resources on the IBM PC and the StarLAN board.

### 7.7.1.1 DOING I/O ON IBM PC

The safest way to use the PC monitor as an output device and the keyboard as the input device is to use them through DOS system calls. The following is a set of routines which are handy to do most of the I/O:

ks — to find out if a new key has been pressed  
 ci — to read a key from the keyboard  
 co — to display a character on the screen  
 cos— to display a character string on the screen  
 cis — to read in a character string from the keyboard

The exact semantics and the protocol for doing these functions through DOS system calls is shown in the listing in Figure 7-46. Refer to the DOS Manual for a more detailed description. To make a DOS system call, register AH of 8088 is loaded with the call Function Number and then, a software interrupt (or trap) 21 hex is executed. Other 8088 registers are used to transfer any parameters between DOS and the calling program. The code is written in Assembly language for register access. Let us take an example of the 'cos' routine:

```
lds dx,STRING__POINTER; load pointer to string in
                        reg. ds:dx
mov ah,09h              ; 9 = function number
                        ; for string o/p
int 21h                 ; DOS System Call
```

These procedures are called from another module, written in a higher level language like PLM-86. The parameters are transferred to the ASM-86 routines on the stack.

Examples of using the I/O routines:

```
KEY__STATUS = ks;
/* inquire keyboard status */
NEW__KEY = ci;
/* input new key */
call cis(@LINE__BUFFER);
/* string input */
```

```
call co(CHAR__OUT);
/* to output CHAR__OUT on screen */
call cos(@("THIS IS A MESSAGE.$"));
/* output string */
/* note $ terminator */
```

## 7.7.2 Initialization and Declarations

Figure 7-47 shows some declarations describing what addresses the devices have and also some literals to help understand the other routines in this section.

Figure 7-48 shows the initialization routines for the IBM PC and for the 82588. It also shows some of the typical values taken by the memory buffers for Configure, IA\_Set, Multicast and transmit buffers.

## 7.7.3 General Commands

Operations like Transmit, Receive, Configure etc. are done by a simple sequence of loading the DMA controller with the necessary parameters and then writing the command to the 82588.

Example: Configure Command

To configure the operating environment of the 82588. This command must be the first one to be executed after a RESET.

```
call DMA__LOAD(1,1,12,@CONFIG__588);
output (CS__588) = 12h;
```

The first statement is the prologue to the configure command to the 82588 which calls a routine to load and initialize the DMA controller for the desired operation. this routine is described in section 7.7.4. The parameters for DMA\_LOAD are:

first parameter = 82588 channel number ( = 1)  
 second parameter = direction ( = 1, memory to 82588)  
 third parameter = length of DMA transfer ( = 12)  
 fourth parameter = pointer to memory buffer  
 ( = @CONFIG\_\_588)

The second statement writes 12h to the command register of the 82588 to execute a Configure command on channel 1.

When the command execution is complete (successfully or not), 82588 interrupts the 8088 CPU through the 8259A, on the system board. This executes the interrupt service routine, described in section 7.7.5, which takes the epilogue action for the command.

Most operations are very similar in structure to Configure. The 82588 Reference Manual describes them in detail. Figure 7-49 shows a listing of the most commonly used operations like:

CONFIGURE	INDIVIDUAL-ADDRESS SET-UP	(IA)
TRANSMIT	MULTICAST-ADDRESS SET-UP	(MC)
DIAGNOSE	RECEIVE (RCV)-ENABLE	
DUMP	RECEIVE (RCV)-DISABLE	
TDR	RECEIVE (RCV)-STOP	
RETRANSMIT	READ-STATUS	

### 7.7.4 DMA Routines

DMA\_LOAD procedure is used to program the 8237A DMA controller for all the operations requiring DMA service. It also starts or enables the programmed DMA channel after programming it. Figure 7-50 shows the listing of this procedure. It accepts 4 parameters from the calling routine to decide the programming configuration for the 8237A. The parameters for DMA\_LOAD are C, D, L and P:

first parameter - C - = 82588 Channel number  
 second parameter - D - = Direction  
 third parameter - L - = Length of DMA transfer  
 fourth parameter - P - = Pointer to memory buffer

if P = 0 then 8237A channel = 1;  
 if P = 1 then 8237A channel = 3;

if D = 0 then transfer is from 82588 to memory block  
 if D = 1 then transfer is from memory block to 82588

L >= data block to be transferred

Note that L need not be exactly equal to the length of the block of data to be transferred. The 82588 stops generating DMA requests after it has performed the required number of data transfers.

P is in segment:offset form. The first part of the DMA\_LOAD procedure converts this to a linear 20 bit form. The lower 16 bits are loaded into the DMA Address register (dma\_addr) of 8237A in two 8 bit write operations. The upper 4 bits are loaded into the Page register (dma\_addrh). Note that there is no overflow from the 8237A address register to the page register.

Figure 7-51 is a listing of the DMA\_LOAD procedure for the 80188 or 80188 on-chip DMA controller. It has the same caller interface as the 8237A based one.

### 7.7.5 Interrupt Routine

The interrupt service routine, 'intr\_588', shown in Figure 7-52, is invoked whenever the 82588 interrupts. It is basically a reentrant interrupt procedure that starts with re-enabling the interrupts—to permit a receive interrupt preempt the post transmit interrupt processing. It takes action based on what event has caused the interrupt. For all the events that use DMA, it disables the DMA channel. For the transmit and retransmit events, it increments some statistical data counters based on the status information. For the receive event, it first of all extracts the receive status information at the end of the received frame—even in case of a multiple buffer reception—and increments statistical data counters. This is a dummy interrupt handler. A real interrupt handler would do functions like buffer release, buffer acquisition, etc.

Interrupt service routines should be kept as short as possible. This is to enable reception of back-to-back frames and also to transmit frames separated by inter-frame spacing.

```

$title('..... I/O Routines for the IBM PC .....')

; Sharad Gandhi, DCO Technical Marketing, INTEL Corp.

; Routines to do I/O on the IBM PC

;=====
;               Declarations in the Calling PIM-86 Routine
;=====
;
;ks: procedure byte external;      /* key status routine */
;end ks;
;
;ci: procedure byte external;      /* console input routine */
;end ci;
;
;co: procedure(char) external;     /* console output routine */
;declare char byte;
;end co;
;
;cos: procedure(str_ptr) external; /* console string output routine */
;declare str_ptr pointer;
;end cos;
;
;cis: procedure(str_ptr) external; /* console string input routine */
;declare str_ptr pointer;
;end cis;
;=====

name pcio

public ks,ci,co,cos,cis

stal struc      ;stack layout
old_bp1 dw ?
old_ip1 dw ?
str_ptr dd ?
stal ends

sta2 struc      ;stack layout
old_bp2 dw ?
old_ip2 dw ?
char db ?
sta2 ends

cgroup group code

code segment public 'code'

```

Figure 7-46. I/O Drivers for IBM PC

```
    assume cs:cgroup

;-----Keyboard Status-----
ks proc near

    mov  ah,0bh ; to check key input status
    int  21h   ; DOS function call
    ret      ; key status in AL register

ks endp

;-----Console Input-----
ci proc near

    mov  ah,08h ; to get key input from PC
    int  21h   ; DOS function call
    ret      ; key in AL register

ci endp

;-----Console Output-----
co proc near

    push ax
    push dx
    mov  dl,[bp].char; character from stack
    mov  ah,02h ; output character to PC
    int  21h   ; DOS function call
    pop  dx
    pop  ax
    ret  2

co endp
```

Figure 7-46. I/O Drivers for IBM PC (Continued)

;~~-----Console String Output-----~~

cos proc near

```
push bp
mov bp,sp
push ds
push dx
push ax

lds dx,[bp].str_ptr
mov ah,09h ; output character string to PC
int 21h ; DOS function call

pop ax
pop dx
pop ds
pop bp
ret 4
```

cos endp

;~~-----Console String Input-----~~

cis proc near

```
push bp
mov bp,sp
push ds
push dx
push ax

lds dx,[bp].str_ptr
mov ah,0ah ; input character string from PC
int 21h ; DOS function call

pop ax
pop dx
pop ds
pop bp
ret 4
```

cis endp

;~~-----~~

code ends

end

Figure 7-46. I/O Drivers for IBM PC (Continued)

```
/*-----*/
/* chip address declarations */

declare cs_588    literally '0300h'; /* 82588 command/status */

declare pic_mask literally '021h'; /* 8259A interrupt controller */
declare pic_ocw2  literally '020h';

declare dma_req   literally '0ah'; /* 8237A DMA Controller */
declare dma_mode  literally '0bh';
declare dma_flff  literally '0ch';

declare dma_addr_1 literally '02h';
declare dma_bc_1  literally '03h';
declare dma_addrh_1 literally '080h';

declare dma_addr_3 literally '06h';
declare dma_bc_3  literally '07h';
declare dma_addrh_3 literally '082h';

/*-----*/

/* literals */

declare dma_on_1  literally '01h';
declare dma_on_3  literally '03h';
declare dma_off_1 literally '05h';
declare dma_off_3 literally '07h';

declare enable_588 literally '11011111b'; /* unmask level 5 */
declare seoi_pico  literally '01100101b'; /* specific EOI level 101 */

declare dma_rx_mode_1  literally '01000101b'; /* rx channel # 1 */
/* single byte, rx mode, channel 1 */

declare dma_rx_mode_3  literally '01000111b'; /* rx channel # 3 */
/* single byte, rx mode, channel 3 */

declare dma_tx_mode_1  literally '01001001b'; /* tx channel # 1 */
/* single byte, tx mode, channel 1 */

declare dma_tx_mode_3  literally '01001011b'; /* tx channel # 3 */
/* single byte, tx mode, channel 3 */

/*-----*/
```

Figure 7-47. Literal Declarations



```

/*-----*/
/* system initialize */
sys_init: procedure;

    call set$interrupt (13,intr_588); /* base 8, level 5 */
    output(pic_mask) = input(pic_mask) and enable_588;
    output(pic_ocw2) = seoi_pico;
    intr_588_flag = 0;

end sys_init;

/*-----*/
/* 82588 init */
init_588: procedure;

    config_588(00) = 10;          /* to configure all 10 parameters */
    config_588(01) = 00;
    config_588(02) = 00001000b; /* mode 0, 8 MHz clock, 1 Mb/s */
    config_588(03) = buff_len/4; /* Receive Buffer length */
    config_588(04) = 00100110b; /* No loopback, addr len = 6, Preamble = 8 */
    config_588(05) = 00000000b; /* Differential Manchester = off */
    config_588(06) = 96;        /* IFS = 96 TCLK */
    config_588(07) = 0;        /* Slot time = 512 TCLK */
    config_588(08) = 11110010b; /* Max. No. Retries = 15 */
    config_588(09) = 00000100b; /* Manchester encoding */
    config_588(10) = 10001100b; /* Internal CRS and CDT, CRSF = 4 */
    config_588(11) = 64;       /* Min frame length = 64 bytes = 512 bits */

```

Figure 7-48. Initialization Routines

```
ia_set_buff_588(0) = 6;
ia_set_buff_588(1) = 0;
ia_set_buff_588(2) = 000h;
ia_set_buff_588(3) = 041h;
ia_set_buff_588(4) = 000h;
ia_set_buff_588(5) = 000h;
ia_set_buff_588(6) = 000h;
ia_set_buff_588(7) = 000h;

multicast_buff_588(00) = 12;
multicast_buff_588(01) = 00h;
multicast_buff_588(02) = 11h;
multicast_buff_588(03) = 12h;
multicast_buff_588(04) = 13h;
multicast_buff_588(05) = 14h;
multicast_buff_588(06) = 15h;
multicast_buff_588(07) = 16h;
multicast_buff_588(08) = 21h;
multicast_buff_588(09) = 22h;
multicast_buff_588(10) = 23h;
multicast_buff_588(11) = 24h;
multicast_buff_588(12) = 25h;
multicast_buff_588(13) = 26h;

tx_buffer_588(00) = tx_frame_len mod 256;
tx_buffer_588(01) = tx_frame_len / 256;
tx_buffer_588(02) = 011h; /* initial destination address = MC(1) */
tx_buffer_588(03) = 012h;
tx_buffer_588(04) = 013h;
tx_buffer_588(05) = 014h;
tx_buffer_588(06) = 015h;
tx_buffer_588(07) = 016h;

end init_588;

/*-----*/
```

Figure 7-48. Initialization Routines (Continued)

```
/*-----*/
ia_set: procedure;          /* command - 01 */

    call dma_load(1,1,8,@ia_set_buff_588);
    intr_588_flag = 0ffh;
    output (cs_588) = 11h;    /* ia_set to channel 1 */
    return;

end ia_set;

/*-----*/
config: procedure;        /* command - 02 */

    call dma_load(1,1,12,@config_588);
    intr_588_flag = 0ffh;
    output (cs_588) = 12h ;    /* configure to channel 1 */
    return;

end config;

/*-----*/
multicast: procedure;     /* command - 03 */

    call dma_load(1,1,14,@multicast_buff_588);
    intr_588_flag = 0ffh;
    output (cs_588) = 13h;    /* multicast to channel 1 */
    return;

end multicast;

/*-----*/
transmit: procedure(buffer_len,buffer_pointer); /* command - 04 */

    declare buffer_len word;
    declare buffer_pointer pointer;

    tx_buffer_588(00) = buffer_len mod 256;
    tx_buffer_588(01) = buffer_len / 256;
    tx_buff_ptr = buffer_pointer;
    call dma_load(1,1,1536,tx_buff_ptr);
    intr_588_flag = 0ffh;
    output (cs_588) = 14h;    /* transmit to channel 1 */
    return;

end transmit;

/*-----*/
```

Figure 7-49. General Commands

```
/*-----*/
tdr: procedure;          /* command - 05 */
    intr 588 flag = 0ffh;
    output (cs_588) = 5; /* tdr command */
    return;
end tdr;

/*-----*/
dump_588: procedure;    /* command - 06 */
    call dma_load(1,0,64,@dump_buff_588);
    intr 588 flag = 0ffh;
    output (cs_588) = 16h; /* dump to channel 1 */
    return;
end dump_588;

/*-----*/
diagnose: procedure;   /* command - 07 */
    intr 588 flag = 0ffh;
    output (cs_588) = 7; /* diagnose command */
    return;
end diagnose;

/*-----*/
rcv_enable: procedure(channel,buffer_ptr); /* command - 08 */
    declare channel byte;
    declare buffer_ptr pointer;

    buff_alloc = 1; /* # of buffers allocated */
    call dma_load(channel,0,1536,buffer_ptr);
    output(cs_588)= 8;
    return;
end rcv_enable;

/*-----*/
```

Figure 7-49. General Commands (Continued)

```
/*-----*/
rcv_disable: procedure;      /* command - 10 */
    output(cs_588)= 10;
    return;
end rcv_disable;

/*-----*/
rcv_stop: procedure;        /* command - 11 */
    output(cs_588)= 11;
    return;
end rcv_stop;

/*-----*/
retransmit: procedure;      /* command - 12 */
    call dma_load(1,1,1536,tx_buff_ptr);
    intr_588_flag = 0ffh;
    output (cs_588) = lch;    /* retransmit to channel 1 */
    return;
end retransmit;

/*-----*/
read_status_588: procedure; /* command - 15 */
    output (cs_588) = 15;    /* release pointer, initial = 00 */
    status_588(0) = input (cs_588);
    status_588(1) = input (cs_588);
    status_588(2) = input (cs_588);
    status_588(3) = input (cs_588);
    return;
end read_status_588;

/*-----*/
```

Figure 7-49. General Commands (Continued)

```

/*-----*/
dma_load: procedure(channel,direction,trans_len,buff_ptr) reentrant;

declare channel byte; /* channel # */
declare direction byte; /* 0 = rx, 588 -> mem; 1 = tx, mem -> 588 */
declare trans_len word; /* byte count */
declare buff_ptr pointer; /* buffer pointer in seg:offset form */

declare buff_ptr_20bit dword; /* convert buff_ptr to 20bit buff_ptr */
declare ptr1 pointer;
declare (wrд based ptr1)(2) word;
ptr1 = @buff_ptr; /* wrд (0,1) overlaps buff_ptr */
buff_ptr_20bit = shl((buff_ptr_20bit := wrд(1)),4) + wrд(0);
ptr1 = @buff_ptr_20bit; /* wrд (0,1) overlaps buff_ptr_20bit */

do case channel and 00000001b;
do case direction and 00000001b;
do; /* channel # 1 , 588(0) to memory */
output(dma_req) = dma_off_1;
output(dma_flff) = 0; /* clear first/last flip-flop */
output(dma_mode) = dma_rx_mode_1;
output(dma_addr_l) = low(wrd(0));
output(dma_addr_h) = high(wrd(0));
output(dma_addrh_l) = low(wrd(1));
output(dma_bc_l) = low(trans_len);
output(dma_bc_h) = high(trans_len);
output(dma_req) = dma_on_1; /* start DMA channel # 1 */
end;

do; /* channel # 1 , memory to 588(0) */
output(dma_req) = dma_off_1;
output(dma_flff) = 0; /* clear first/last flip-flop */
output(dma_mode) = dma_tx_mode_1;
output(dma_addr_l) = low(wrd(0));
output(dma_addr_h) = high(wrd(0));
output(dma_addrh_l) = low(wrd(1));
output(dma_bc_l) = low(trans_len);
output(dma_bc_h) = high(trans_len);
output(dma_req) = dma_on_1; /* start DMA channel # 1 */
end;

end;

```

Figure 7-50. DMA Routine

```

do case direction and 00000001b;

do;
    /* channel # 3 , 588(1) to memory */
    output(dma_req) = dma_off_3;
    output(dma_flff) = 0; /* clear first/last flip-flop */
    output(dma_mode) = dma_rx_mode_3;
    output(dma_addr_3) = low(wrd(0));
    output(dma_addr_3) = high(wrd(0));
    output(dma_addrh_3) = low(wrd(1));
    output(dma_bc_3) = low(trans_len);
    output(dma_bc_3) = high(trans_len);
    output(dma_req) = dma_on_3; /* start DMA channel # 3 */
end;

do;
    /* channel # 3 , memory to 588(1) */
    output(dma_req) = dma_off_3;
    output(dma_flff) = 0; /* clear first/last flip-flop */
    output(dma_mode) = dma_tx_mode_3;
    output(dma_addr_3) = low(wrd(0));
    output(dma_addr_3) = high(wrd(0));
    output(dma_addrh_3) = low(wrd(1));
    output(dma_bc_3) = low(trans_len);
    output(dma_bc_3) = high(trans_len);
    output(dma_req) = dma_on_3; /* start DMA channel # 3 */
end;

end;
end;
return;

end dma_load;

/*-----*/

```

Figure 7-50. DMA Routine (Continued)

```

/*-----*/
dma_load: procedure(channel,direction,trans_len,buff_ptr) reentrant;
/* To load and start the 80186 DMA controller for the desired operation */

declare dma_rx_mode  literally '1010001001000000b'; /* rx channel */
/* src=IO, dest=M(inc), sync=src, TC, noint, priority, byte */

declare dma_tx_mode  literally '0001011010000000b'; /* tx channel */
/* src=M(inc), dest=IO, sync=dest, TC, noint, noprior, byte */

declare channel byte; /* channel # */
declare direction byte; /* 0 = rx, 588 -> mem; 1 = tx, mem -> 588 */
declare trans_len word; /* byte count */
declare buff_ptr pointer; /* buffer pointer in seg:offset form */

declare buff_ptr_20bit dword;
declare ptr1 pointer;
declare (wrд based ptr1)(2) word;

ptr1 = @buff_ptr; /* convert buff_ptr to 20bit buff_ptr */
buff_ptr_20bit = shl((buff_ptr_20bit := wrд(1),4) + wrд(0);

do case channel and 00000001b;
do case direction and 00000001b;
do; /* channel 0 , 588 to memory */
outword(dma_0_dpl) = low (buff_ptr_20bit);
outword(dma_0_dph) = high(buff_ptr_20bit);
outword(dma_0_spl) = ch_a_588;
outword(dma_0_sph) = 0;
outword(dma_0_tc) = trans_len;
outword(dma_0_cw) = dma_rx_mode or 0006h; /* start DMA channel 0 */
end;

do; /* channel 0 , memory to 588 */
outword(dma_0_dpl) = ch_a_588;
outword(dma_0_dph) = 0;
outword(dma_0_spl) = low (buff_ptr_20bit);
outword(dma_0_sph) = high(buff_ptr_20bit);
outword(dma_0_tc) = trans_len;
outword(dma_0_cw) = dma_tx_mode or 0006h; /* start DMA channel 0 */
end;
end;
end;

```

Figure 7-51. 80186 DMA Routines



```
do case direction and 00000001b;
do;
    /* channel 1 , 588 to memory */
    outword(dma_1_dpl) = low (buff_ptr_20bit);
    outword(dma_1_dph) = high(buff_ptr_20bit);
    outword(dma_1_spl) = ch_b_588;
    outword(dma_1_sph) = 0;
    outword(dma_1_tc) = trans_len;
    outword(dma_1_cw) = dma_rx_mode or 0006h; /* start DMA channel 1 */
end;

do;
    /* channel 1 , memory to 588 */
    outword(dma_1_dpl) = ch_b_588;
    outword(dma_1_dph) = 0;
    outword(dma_1_spl) = low (buff_ptr_20bit);
    outword(dma_1_sph) = high(buff_ptr_20bit);
    outword(dma_1_tc) = trans_len;
    outword(dma_1_cw) = dma_tx_mode or 0006h; /* start DMA channel 1 */
end;
end;
return;

end dma_load;

/*-----*/
```

Figure 7-51. 80186 DMA Routines (Continued)

```

/*-----*/
intr_588: procedure interrupt 13 reentrant;

  declare event byte;

  enable;
  call read_status_588;
  event = status_588(0) and 00001111b;
  if (status_588(0) and 00100000b) <> 0 /* if execution event */
  then intr_588_flag = 0; /* reset interrupt flag */

  do case event;

    event_00: ;
    event_01: output(dma_req) = dma_off_3; /* stop DMA channel # 3 */
    event_02: output(dma_req) = dma_off_3; /* stop DMA channel # 3 */
    event_03: output(dma_req) = dma_off_3; /* stop DMA channel # 3 */
    event_04: do; /* transmit done */
      output(dma_req) = dma_off_3; /* stop DMA channel # 3 */
      trans_count = trans_count + 1;
      if (status_588(2) and 00100000b) <> 0
      then do;
        good_trans_count = good_trans_count + 1;
        coll_cnt(0) = coll_cnt(0) + 1;
        end;
      else do;
        if (status_588(2) and 10000000b) <> 0 /* collision */
        then do;
          intr_588_flag = 'X'; /* retransmit */
          coll_cnt(17) = coll_cnt(17) + 1;
          end;
        end;
      end;
    event_05: ;
    event_06: output(dma_req) = dma_off_3; /* stop DMA channel # 3 */
    event_07: ;
    event_08: do; /* re-initialize rx dma */
      call rcv_disable;

      /* determine receive status */
      rx_buff_off = shl(double(status_588(2)),8)
        + double(status_588(1)) - 2;
      rx_buff_no = low(rx_buff_off / buff_len);
      rx_buff_off = rx_buff_off mod buff_len;
      rx_buff_off = rx_buff_off + 1;
      if rx_buff_off = buff_len /* status across buff boundaries */
      then do;
        rx_buff_off = 0;
        rx_buff_no = rx_buff_no + 1;
        end;
    end;
  end case;
end;

```

Figure 7-52. Interrupt Service Routine

```

/* update network statistics counters */
if (buffer_588(rx_buff_no).rx(rx_buff_off) and 00100000b) = 0
then bad_rcv_count = bad_rcv_count + 1;
else good_rcv_count = good_rcv_count + 1;

call rcv_enable(0,@buffer_588(0).rx(0));

end;
event_09: call allocate_buffer(new_buffer);
event_10: output(dma_req) = dma_off_1; /* stop DMA channel # 1 */
event_11: ;
event_12: do; /* re-transmit done */
output(dma_req) = dma_off_3; /* stop DMA channel # 3 */
retrans_count = retrans_count + 1;
if (status_588(2) and 00100000b) < 0
then do;
good_trans_count = good_trans_count + 1;
coll_cnt(status_588(1) and 0fh)
= coll_cnt(status_588(1) and 0fh) + 1;
end;
else do;
if (status_588(2) and 10000000b) < 0 /* collision */
then do;
intr_588_flag = 'X'; /* retransmit */
coll_cnt(17) = coll_cnt(17) + 1;
end;
if (status_588(1) and 00100000b) < 0 /* max coll. */
then do;
intr_588_flag = 0;
coll_cnt(16) = coll_cnt(16) + 1;
end;
end;
end;
event_13: do; /* execution aborted */
output(dma_req) = dma_off_3; /* stop DMA channel # 3 */
intr_588_flag = 'X';
end;
event_14: ;
event_15: ;

end;

output(cs_588) = 10000000b; /* intack, */
output(pic_ocw2) = seoi_pico; /* specific EOI for 82588 */

return;

end intr_588;

/*-----*/

```


Figure 7-52. Interrupt Service Routine (Continued)

## APPENDIX A StarLAN SIGNALS


Figure 7-53 shows the signals at various points on the StarLAN link as seen on an oscilloscope. The output from the 82588 (1) is a near perfect waveform with square edges. After the driver with slew rate control the rise and fall times increase to about 200 ns (2). After the pulse transformer, on the cable at the driving end the signal is almost sinusoidal (3). At the cable, on the receiving end, the signal is attenuated and slightly distorted (4). However, the zero crossing points are preserved. After passing through a zero crossing receiver the signal is reconstructed back to look like the original waveform (5) generating transitions at the zero cross-

ings. It is important that the receiver must generate edges as close to the zero crossings as possible, otherwise the output of the receiver will have a different high and low time than the original one.


Figure 7-54 shows an eye diagram of the signal at the receiver end for a bit time with the zero-crossing at the center. It could be seen that around the 0.25 and 0.75 microsec. region, where the signal is sampled, 0.6 volts threshold for squelch leaves enough noise margin (of over 0.7 volts).




231422-51




231422-52




231422-53




231422-54



231422-55



24 GAUGE  
800 FT TWISTED PAIR WIRE  
IN 25 PAIR BUNDLE



231422-47

Figure 7-53. StarLAN Signals




Figure 7-54. Received Signal Eye Diagram

## APPENDIX B

# SINGLE DMA CHANNEL INTERFACE

In a typical system, the 82588 needs 2 DMA channels to operate in a manner that no received frames are lost as discussed in section 7.5.1.3. If an existing system has only one DMA channel available, it is still possible to operate the 82588 in a way that no frames are lost. This method is recommended only in situations where a second DMA channel is impossible to get.

Figure 7-55 shows how the 82588 DMA logic is interfaced to one channel of a DMA controller. Two DRQ lines are ORed and go to the DMA controller DRQ line and the DACK line from the DMA controller is connected to DACK0 and DACK1 of the 82588. The 82588 is configured for multiple buffer reception (chaining), although the entire frame is received in a single buffer. Let us assume that channel CH-0 is used as the first channel for reception. After the ENable REceive command, CH-0 is dedicated to reception. As long as no frame is received, the other channel, CH-1, can be used for executing any commands like transmit, multicast address, dump, etc., by programming the DMA channel for the execution command. The status register should be checked for any ongoing reception, to avoid issuing an execution command when reception is active.




Figure 7-55. 82588 Using One DMA Channel

If a frame is received, an interrupt for additional buffer occurs immediately after an address match is established, as shown in Figure 7-56. After this, the received bytes start filling up the on-chip FIFO. The 82588 activates the DRQ line after  $15 - \text{FIFO LIMIT} + 3$  bytes are ready for transfer in the FIFO (about 80 microseconds after the interrupt). The CPU should react to the interrupt within  $80 \mu\text{s}$  and disable the DMA controller. It should also issue an ASSIGN ALTERNATE BUFFER command with INTACK to abort any execution command that may be active. The FIFO fills up in about  $160 \mu\text{s}$  after interrupt. To prevent an underrun, the CPU must reprogram the DMA controller for frame reception and re-enable the DMA controller within  $160 \mu\text{s}$  after the interrupt (time to receive about 21 bytes). No buffer switching actually takes place, although the 82588 generates request for alternate buffer every time it has no additional buffer. The CPU must respond to these interrupts with an ASSIGN ALTERNATE BUFFER command with INTACK. To keep the CPU overhead to a minimum, the buffer size must be configured to the maximum value of 1 kbyte.

If a frame transmission starts deferring due to the reception occurring just prior to an issued transmit command, the transmission can start once the link is free after reception. A maximum of 19 bytes are transmitted (stored in the FIFO and internal registers) followed by a jam pattern and then an execution aborted interrupt occurs. The aborted frame can be transmitted again.

If the transmit command is issued and the 82588 starts transmitting just prior to receiving a frame then transmit wins over receive—but this will obviously lead to a collision.

Note that the interrupt for additional buffer is used to abort an ongoing execution command and to program the DMA channel for reception just when a frame is received. This scheme imposes real time interrupt handling requirements on the CPU and is recommended only when a second DMA channel is not available.




Figure 7-56. Timing at the Beginning of Frame Reception for Single DMA Channel Operation



---

# Local Area Networks Data Sheets

8

---





# 82501 ETHERNET SERIAL INTERFACE

- Compatible with IEEE 802.3, Ethernet and Cheapernet Specifications
- 10-Mbps Operation
- Replaces 8 to 12 MSI Components
- Manchester Encoding/Decoding and Receive Clock Recovery
- 10-MHz Transmit Clock Generator
- Driving/Receiving IEEE 802.3 Transceiver Cable
- Fail-Safe Defeatable Watchdog Timer Circuit to Prevent Continuous Transmissions
- Diagnostic Loopback for Fault Detection and Isolation
- Direct Interface to the 82586 LAN Coprocessor

The 82501 Ethernet Serial Interface (ESI) chip is designed to work directly with the 82586 LAN Coprocessor in IEEE 802.3/Ethernet and non-Ethernet 10-Mbps local-area network applications. The major functions of the 82501 are to generate the 10 MHz transmit clock for the 82586, perform Manchester encoding/decoding of the transmitted/received frames, and provide the electrical interface to the Ethernet transceiver cable. Diagnostic loopback control enables the 82501 to route the signal to be transmitted from the 82586 through its Manchester encoding and decoding circuitry and back to the 82586. The combined loopback capabilities of the 82586 and 82501 result in efficient fault detection and isolation by providing sequential testing of the communications interface. An on-chip fail-safe watchdog timer circuit (defeatable) prevents the station from locking up in a continuous transmit mode.




Figure 1. 82501 Functional Block Diagram

231353-1




Figure 2. Pin Configuration

231353-2

Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
$\overline{\text{TXC}}$	16	O	<b>TRANSMIT CLOCK:</b> A 10-MHz clock output with 5 ns rise and fall times. This clock is connected directly to the $\overline{\text{TXC}}$ input of the 82586 for serial transmission.
$\overline{\text{TEN}}$	15	I	<b>TRANSMIT ENABLE:</b> An active low, TTL or 0–12V level signal synchronous to $\overline{\text{TXC}}$ that enables data transmission to the transceiver cable. If TTL level signal is used, the differential signal on the $\overline{\text{TRMT}}/\overline{\text{TRMT}}$ output pair at the end of the frame is slowly reduced to zero volts per the IEEE 802.3 specification. If a 0–12V level signal is used, the differential voltage is kept at a logic "1" for the entire idle time as specified in Ethernet Rev. 1.0.
$\overline{\text{TXD}}$	17	I	<b>TRANSMIT DATA:</b> A TTL-level input signal that is directly connected to the serial data output, $\overline{\text{TXD}}$ , of the 82586.
$\overline{\text{RXC}}$	8	O	<b>RECEIVE CLOCK:</b> Clock output with 5 ns rise and fall times and 50% duty cycle. This output is connected to the 82586 receive clock input $\overline{\text{RXC}}$ . There is a maximum 1.4 $\mu\text{s}$ discontinuity at the beginning of a frame reception when the phase-locked loop switches from the on-chip oscillator to the incoming data. During idle (no incoming frames) the clock frequency will be half that of the 20 MHz crystal frequency.
$\overline{\text{CRS}}$	6	O	<b>CARRIER SENSE:</b> A TTL-level, active low output to notify the 82586 that there is activity on the coaxial cable. This signal is asserted when valid data or a collision signal from the transceiver is present. It is deasserted at the end of a frame synchronous with $\overline{\text{RXC}}$ , or when the end of the collision-presence signal ( $\overline{\text{CLSN}}$ and $\overline{\text{CLSN}}$ is detected, whichever occurs later. $\overline{\text{CRS}}$ connects directly to the $\overline{\text{CRS}}$ input of the 82586.
$\overline{\text{RXD}}$	9	O	<b>RECEIVE DATA:</b> A TTL-level output tied directly to the $\overline{\text{RXD}}$ input of the 82586 controller and sampled by the 82586 at the negative edge of $\overline{\text{RXC}}$ . The bit stream received from the transceiver cable is Manchester decoded prior to being transferred to the controller. This output remains high during idle.
$\overline{\text{CDT}}$	7	O	<b>COLLISION DETECT:</b> A TTL, active low signal which drives the $\overline{\text{CDT}}$ input of the 82586 controller. It is asserted as long as there is activity on the collision-presence pair ( $\overline{\text{CLSN}}$ and $\overline{\text{CLSN}}$ ), and during SQE test in loopback.
$\overline{\text{LPBK}}/\overline{\text{WDTD}}$	3	I	<b>LOOPBACK:</b> A TTL-level control signal to enable the loopback mode. In this mode, serial data on the $\overline{\text{TXD}}$ input is routed through the 82501 internal circuits and back to the $\overline{\text{RXD}}$ output without driving the $\overline{\text{TRMT}}/\overline{\text{TRMT}}$ output pair to the transceiver cable. When $\overline{\text{LPBK}}$ is asserted, the collision circuit will also be turned on at the end of each transmission to simulate the collision test. The on-chip watch-dog timer can be disabled by applying a 12V level through a 4 k $\Omega$ resistor to this pin. $\overline{\text{LPBK}}$ must not be asserted at power up to ensure proper $\overline{\text{CDT}}$ and $\overline{\text{CRS}}$ signals to 82586 at start of operation.

Table 1. Pin Description (Continued)

Symbol	Pin No.	Type	Name and Function
TRMT	19	O	<b>TRANSMIT PAIR:</b> A differential output driver pair that drives the transmit pair of the transceiver cable. The output stream is Manchester encoded. If TTL levels are applied to the $\overline{\text{TEN}}$ input, the differential voltage at the end of a frame is slowly reduced to zero volts. If 0–12V is applied to the $\overline{\text{TEN}}$ input, a logic '1' remains on the transmit pair for the entire idle time.
$\overline{\text{TRMT}}$	18	O	
RCV	4	I	<b>RECEIVE PAIR:</b> A differentially driven input pair which is tied to the receive pair of the Ethernet transceiver cable. The first transition on RCV will be negative-going to indicate the beginning of a frame. The last transition should be positive-going, indicating the end of frame. The received bit stream is assumed to be Manchester encoded.
$\overline{\text{RCV}}$	5	I	
CLSN	12	I	<b>COLLISION PAIR:</b> A differentially driven input pair tied to the collision-presence pair of the Ethernet transceiver cable. The collision-presence signal is a 10 MHz $\pm$ 15% square wave. The first transition at CLSN is negative-going to indicate the beginning of the signal; the last transition is positive-going to indicate the end of the signal.
$\overline{\text{CLSN}}$	11	I	
C1	1	I	<b>PLL CAPACITOR:</b> Phase-locked-loop capacitor inputs.
C2	2	I	
X <sub>1</sub>	14	I	<b>CLOCK CRYSTAL:</b> 20-MHz crystal inputs.
X <sub>2</sub>	13	I	
V <sub>CC</sub>	20		<b>POWER:</b> 5 $\pm$ 10% volts.
GND	10		<b>GROUND:</b> Reference.

## FUNCTIONAL DESCRIPTION

### Clock Generation

A 20 MHz parallel resonant crystal is used to control the clock generation oscillator, which provides the basic 20 MHz clock source. An internal divide-by-two counter generates the 10 MHz  $\pm$  0.01% clock required by the IEEE 802.3 specification.

It is recommended that a crystal meeting the following specifications be used:

- Quartz crystal
- 20.00 MHz  $\pm$  0.002% @ 25°C
- Accuracy  $\pm$  0.005% over full operating temperature 0–70°C
- Antiresonant with 20 pF load fundamental mode

Several vendors have these crystals available either off the shelf or custom made. Two possible vendors are:

- 1) Crystek Corporation  
1000 Crystal Drive  
Ft. Myers, Florida 33907
- 2) M-tron Industries, Inc.  
Yankton, South Dakota 57078

For best operation, the total crystal load capacitance should be about 20 pF. Considering the internal capacitance of the 82501 and board capacitance, a typical configuration would have a 30–35 pF capacitor connected between the X1 and X2 input and ground. These capacitors will add up in series to provide 15–17.5 pF. Stray capacitance of the board will bring the total series capacitance to 20 pF. The total length of the line on each side of the crystal (between X1 or X2, the crystal, and the capacitor) should be less than one inch.

An external 20 MHz TTL-level clock may be applied to pin X2, while grounding pin X1.

### Manchester Encoder and Transceiver Cable Driver

The 20 MHz clock is used to Manchester encode data on the TXD input line. The clock is also divided by 2 to produce the 10 MHz clock required by the 82586 for synchronizing its  $\overline{\text{RTS}}$  and TXD signals. See Figure 3. (Note that the 82586  $\overline{\text{RTS}}$  is tied to the 82501  $\overline{\text{TEN}}$  input as shown in Figure 4.)

Data encoding and transmission begins with  $\overline{\text{TEN}}$  going low. Since the first bit is a '1', the first transition on the transmit output TRMT is always negative. Transmission ends with the  $\overline{\text{TEN}}$  going high. The last transition is always positive at TRMT and may occur at the center of the bit cell (last bit = 1) or at the boundary of the bit cell (last bit = 0). A one-bit delay is introduced by the 82501 between its TXD input and TRMT/TRMT output as shown in Figure 3. If the signal supplied to the  $\overline{\text{TEN}}$  pin is TTL-level, the TRMT output is slowly brought to its high state 200 ns after the last transmit data transition. The TRMT/TRMT differential voltage will become less than 40 mV within 8  $\mu\text{s}$  after the last data transition. The undershoot for return to idle is less than 100 mV differentially. This mode of operation is compatible with the IEEE 802.3 transceiver and eliminates DC currents in the primary winding of the transceiver coupling transformer. See Figure 4.

If a 0–12V digital signal is applied to the  $\overline{\text{TEN}}$  input, the TRMT output will not become high after a frame is transmitted, but rather remain low. As a result, there will be a positive differential voltage for the entire idle time. This mode of operation is compatible to the Ethernet V1.0. A 0–12V  $\overline{\text{TEN}}$  signal can be generated by an open-collector level shifter with a 4K pull-up to +12V. See Figure 5.

Immediately after the end of a transmission, all signals on the receive pair are inhibited for 5  $\mu\text{s}$  minimum, 7  $\mu\text{s}$  maximum. This dead time is required to block-off spurious transitions which may occur on the coaxial cable at the end of a transmission and are not filtered out by the transceiver.

An internal watchdog timer is started at the beginning of the frame. The duration of the watchdog timer is 25 ms  $\pm$  15%. If the transmission terminates (by deasserting the  $\overline{\text{TEN}}$ ) before the timer expires, the timer is reset (and ready for the next transmission). If the timer expires before the transmission ends, the frame is aborted. This is accomplished by disabling the output driver for the TRMT/TRMT pair and deasserting CRS. RXD and RXC are not affected. The watchdog timer is reset only when the  $\overline{\text{TEN}}$  is deasserted.

The cable driver is a differential gate requiring external resistors or a current sink of 20 mA (on both terminals). In addition, high-voltage protection of +16V maximum and short circuit to ground is provided.

To protect against overheating if the cable is shorted, an isolation transformer can be used to isolate the TRMT and  $\overline{\text{TRMT}}$  outputs. When an isolation transformer is used, transmit circuit inductance (including the IEEE 802.3 transceiver transformers) should be 19 microhenrys minimum.

## Receive Section

### CABLE INTERFACE AND NOISE FILTER

The 82501 input circuits can be driven directly from the Ethernet transceiver cable receive pair. In this case the cable is terminated with a 78 $\Omega$  resistor for proper impedance matching. The 82501 has internal resistors that establish the common mode voltage. See Figure 4.

The signal received on the RCV/ $\overline{\text{RCV}}$  pair from the transceiver defines both the  $\overline{\text{RXC}}$  and RXD outputs to the 82586. The  $\overline{\text{RXC}}$  signal generated will have a frequency equal to that of the signal on the RCV/ $\overline{\text{RCV}}$  pair. The jitter with respect to the cycle time of  $\overline{\text{RXC}}$  will be less than  $\pm$  5 ns.

The input circuits can also be driven with ECL voltage levels. In either case, the input common mode voltage must be in the range of 0– $V_{\text{CC}}$  volts to allow for wide driver supply variation at the transceiver. The input terminals have a 16V maximum protection and additional clamping of low-energy, high-voltage noise signals.

A noise filter is provided at the RCV/ $\overline{\text{RCV}}$  input pair to prevent spurious signals from improperly triggering the receiver circuitry. The noise filter has the following characteristics:

A negative pulse which is narrower than 5 ns or is less than –150 mV in amplitude is rejected during idle.

At the beginning of a reception, the filter is turned off by the first negative pulse which is more negative than –275 mV and is wider than 30 ns.

As soon as the first valid negative pulse is recognized by the noise filter, the data threshold is lowered to 160 mV. The CRS signal is asserted to inform the 82586 controller of the beginning of a reception, and the  $\overline{\text{RXC}}$  will be held low for 1.4  $\mu\text{s}$  maximum while the internal phase-locked-loop is acquiring lock.

The frame is ended if no negative transition occurs within 160 ns from the last positive transition.

No inhibit time for  $\overline{\text{CRS}}$  is provided after the end of a frame reception. If there is a negative pulse which is more negative than  $-275$  mV and is wider than 30 ns, or an equivalent sized undershoot from the transceiver, then  $\overline{\text{CRS}}$  will be reactivated.

### MANCHESTER DECODER AND CLOCK RECOVERY

The filtered data enters the clock recovery and decoder circuits. An analog phase-locked-loop (PLL) technique is used to extract the received clock from the data, beginning from the third negative transition of the incoming data. The PLL will acquire lock within the first 14 bit times, as seen from the  $\text{RCV}/\overline{\text{RCV}}$  inputs. During that period of time, the  $\overline{\text{FXC}}$  is held low. Bit cell timing distortion which can be tolerated in the incoming signal is  $\pm 15$  ns for the preamble and  $\pm 18$  ns for data. This distortion must have less than  $\pm 5$  ns bias distortion. The voltage-controlled oscillator (VCO) of the PLL corrects its frequency to match the incoming signal transitions.

Its VCO cycle time stays within 5% of the RXD bit cell time regardless of the time distortion allowed at the  $\text{RCV}/\overline{\text{RCV}}$  input. The  $\text{RCV}/\overline{\text{RCV}}$  input is decoded from Manchester or NRZ and transferred synchronously with the receive clock to the 82586 controller.

At the end of a frame, the receive clock is used to detect the absence of  $\text{RCV}/\overline{\text{RCV}}$  transitions and report it to the 82586 by deasserting  $\overline{\text{CRS}}$  while  $\overline{\text{RXD}}$  is held high.

### Collision-Presence Section

The  $\text{CLSN}/\overline{\text{CLSN}}$  input signal is a 10 MHz  $\pm 15\%$  square wave generated by the transceiver whenever two or more data frames are superimposed on the coaxial cable. The maximum asymmetry is the  $\text{CLSN}/\overline{\text{CLSN}}$  signal is 60/40% for low-to-high or high-to-low levels. The signal is filtered for noise rejection in the same manner as  $\text{RCV}/\overline{\text{RCV}}$ . The noise filter rejects signals which are less negative than  $-150$  mV and narrower than 5 ns during idle. It turns on at the first negative pulse which is more negative than  $-275$  mV and wider than 30 ns. After the initial turn-on, the filter remains active indicating that a valid collision signal is present, as long as the negative  $\text{CLSN}/\overline{\text{CLSN}}$  signal pulses are more negative than  $-275$  mV. The filter returns to the "off" state if the signal becomes less negative than  $-150$  mV, or if no negative transition occurs within 160 ns from the last positive transition. Immediately after turn-off, the collision filter is ready to be reactivated.

The common mode voltage and external termination are identical to the  $\text{RCV}/\overline{\text{RCV}}$  input. (See Figure 4.) The  $\text{CLSN}/\overline{\text{CLSN}}$  input also has a 16V maximum protection and additional clamping against low-energy, high-voltage noise signals.

A valid collision-presence signal will assert the 82501  $\overline{\text{CDT}}$  output which can be directly tied to the  $\overline{\text{CDT}}$  input of the 82586 controller.

During the time that valid collision-presence transitions are present on the  $\text{CLSN}/\overline{\text{CLSN}}$  input, invalid data transitions will be present on the receive data pair due to the superposition of signals from two or more stations transmitting simultaneously. It is possible for  $\text{RCV}/\overline{\text{RCV}}$  to lose transitions for a few bit times due to perfect cancellation of the signals, which may cause the 82501 to abort the reception. In any case, the invalid data will not cause any discontinuity of  $\overline{\text{FXC}}$ .

When a valid collision-presence signal is present the  $\overline{\text{CRS}}$  signal is asserted (along with  $\overline{\text{CDT}}$ ). However, if this collision-presence signal arrives within  $6.0 \pm 1.0$   $\mu\text{s}$  from the last transmission only  $\overline{\text{CDT}}$  is generated, so that the 82586 recognizes the active  $\overline{\text{CDT}}$  as a valid SQE (heartbeat) test signal.

### Internal Loopback

When asserted,  $\overline{\text{LPBK}}$  causes the 82501 to route serial data from its TXD input, through its transmit logic (retiming and Manchester encoding), returning it through the receive logic (Manchester decoding and receive clock generation) to RXD output. The internal routing prevents the data from passing through the output drivers and onto the transmit output pair,  $\text{TRMT}/\overline{\text{TRMT}}$ . When in loopback mode, all of the transmit and receive circuits, including the noise filter, are tested except for the transceiver cable output driver and input receivers. Also, at the end of each frame transmitted in loopback mode, the 82501 generates the SQE test (heartbeat) signal within 1  $\mu\text{s}$  after the end of the frame. Thus, the collision circuits, including the noise filter, are also tested in loopback mode.

The watchdog timer remains enabled in loopback mode, terminating test frames that exceed its timeout period. The watchdog can be inhibited by connecting  $\overline{\text{LPBK}}$  to a 4K resistor connected to  $12\text{V} \pm 3\text{V}$ . The loopback feature can still be used to test the integrity of the 82501 by using the circuit shown in Figure 6.

The 82501 operates as a full duplex device, being able to transmit and receive simultaneously. Combining the internal and external loopback modes of the 82586 and the internal loopback and normal modes of the 82501, incremental testing of an 82586/82501-based interface can be performed under program control for systematic fault detection and fault isolation.  $\overline{\text{LPBK}}$  must not be asserted at power up to ensure proper initialization of the  $\overline{\text{CDT}}$  and  $\overline{\text{CRS}}$  signals.

### Interface Example

The 82501 is designed to work directly with the 82586 controller in IEEE 802.3 10 Mbps as well as other 10 Mbps LAN applications. The control and data signals connect directly between the two devices without the need for additional external logic. The complete 82586/82501/Ethernet Transceiver cable/82C502 interface is shown in Figure 4. The 82501 provides the driver and receivers needed to directly connect to the transceiver cable, requiring only terminating resistors on each input signal pair.





Figure 3. Start of Transmission and Manchester Encoding



Figure 4. 82586/82501/Transceiver Cable/82C502 Interface



231353-4




Figure 5. Optional Decoupling of TRMT/TRMT pair




Figure 6. Watchdog Timer Disable

## ABSOLUTE MAXIMUM RATINGS\*

Ambient Temperature Under Bias . . . . 0°C to +70°C  
 Storage Temperature . . . . . -65°C to +150°C  
 All Output and Supply Voltages . . . . -0.5V to +7V  
 All Input Voltages . . . . . -1.0V to +5.5V  
 Power Dissipation . . . . . 1.5W

*\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**NOTICE:** Specifications contained within the following tables are subject to change.

## D.C. CHARACTERISTICS (T<sub>A</sub> = 0–70°C, V<sub>CC</sub> = 5V ± 10%)

Symbol	Parameter	Min	Max	Units	Conditions
V <sub>IL</sub>	Input Low Voltage (TTL)	-0.5	+0.8	V	
V <sub>IH</sub>	Input High Voltage (TTL)	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>IDF</sub>	Input Differential Voltage	±300	±1500	mV	RCV and CLSN
V <sub>CM</sub>	Input Common Mode Voltage	0	V <sub>CC</sub>	V	RCV and CLSN
V <sub>OL1</sub>	Output Low Voltage TTL		0.45	V	I <sub>OL</sub> = 2 mA
V <sub>OL2</sub>	Output Low Voltage TXC, RXC		0.45	V	I <sub>OL</sub> = 2 mA
V <sub>OCM</sub>	Common Mode Output	1.0	4.5	V	R <sub>L</sub> = 78Ω Differential Termination and 120Ω Pulldown (TRMT)
V <sub>OH1</sub>	Output High Voltage TTL	2.4		V	I <sub>OH</sub> = -1.0 mA
V <sub>OH2</sub>	Output High Voltage TXC	3.3		V	I <sub>OH</sub> = -400 μA
V <sub>OH3</sub>	Output High Voltage RXC	3.0		V	I <sub>OH</sub> = -400 μA
V <sub>ODF</sub>	Differential Output Swing	0.6	1.1	V	R <sub>L</sub> = 78Ω Differential Termination and 120Ω Pulldown (TRMT)
I <sub>LI</sub>	Input Leakage Current (TTL)		+200	μA	V <sub>IN</sub> = V <sub>CC</sub>
C <sub>IN</sub>	Input Capacitance		10	pF	f = 1 MHz
C <sub>OUT</sub>	Output Capacitance		20	pF	f = 1 MHz
I <sub>CC</sub>			250	mA	120Ω Pulldowns
I <sub>F</sub>	Input Current (TTL)		-500	μA	V <sub>F</sub> = 0.45V

### NOTE:

All specifications are preliminary values and are subject to change without notice. Contact your local Intel Sales Office for the latest specifications.

## A.C. CHARACTERISTICS

### A.C. Measurement Conditions

- I) T<sub>A</sub> = 0°C to +70°C, V<sub>CC</sub> = 5V ± 10%
- II) The AC measurements are done at the following voltage levels for the various kinds of inputs and outputs
  - a) TTL inputs and outputs: 0.8V and 2.0V  
 The input voltage swing is at least 0.4 to 2.4V with 3–10 ns rise and fall times.
  - b) Clock outputs: The rise and fall times are measured between 0.9V and 3.0V points. The high time is measured between 3.0V points and the low time is measured between 0.6V points.

### c) Differential inputs outputs:


The 50% points of the total swing are used for delay measurements. The rise and fall times of outputs are measured at the 20 to 80% points. The differential voltage swing at the inputs is at least ±275 mV with rise and fall times of 3–15 ns measured at ±0.2 volts. Once the squelch threshold has been exceeded the inputs will detect less than ±160 mV signals.

- III) The AC loads for the various kind of outputs are as follows:

- a) TTL and MOS: a 20 pF Capacitance to GND including test fixture and probe.
- b) Differential: A 10 pF Capacitance from each terminal to GND and a termination load resistor of 78Ω in parallel with a 27 micro-henries inductor between the two terminals.

**TRANSMIT TIMING**

Symbol	Parameter	Min	Max	Unit
$t_1$	$\overline{TXC}$ Cycle Time	99.99	100.01	ns
$t_2$	$\overline{TXC}$ Fall Time		5	ns
$t_3$	$\overline{TXC}$ Rise Time		5	ns
$t_4$	$\overline{TXC}$ Low Time (at 0.9V)	40		ns
$t_5$	$\overline{TXC}$ High Time (at 3.0V)	40		ns
$t_6$	Transmit Enable/Disable to $\overline{TXC}$ Low	45		ns
$t_7$	TXD Stable to $\overline{TXC}$ Low	45		ns
$t_8$	Bit Cell Center to Bit Cell Center of Transmit Pair Data	99.5	100.5	ns
$t_9$	Transmit Pair Data Fall Time <sup>(1)</sup>	1.0	5.0	ns
$t_{10}$	Transmit Pair Data Rise Time <sup>(1)</sup>	1.0	5.0	ns
$t_{11}$	Bit Cell Center to Bit Cell Boundary of Transmit Pair Data	49.5	50.5	ns
$t_{12}$	$\overline{TRMT}$ Held Low from Last Positive Transition of Transmit Pair Data during Idle:	200		ns
$t_{12A}$	From Last Positive Transition of Transmit Pair Differential Output Approaches within 40 mV of Zero Volts.		8000	ns



231353-5

**NOTE:**

1. Measured per 802.3 Para 6.5.1.1

**RECEIVE TIMING**


Symbol	Parameter	Min	Max	Unit
t <sub>13</sub>	Receive Pair Signal Pulse Width (at -0.275V) Differential Signal) of First Negative Pulse for a) Signal Rejection by Noise Filter, b) Noise Filter Turn-On in Order to Begin Reception	30	5	ns ns
t <sub>14</sub>	Duration which the $\overline{RXC}$ Is Held at Low State		1400	ns
t <sub>15</sub>	Receive Pair Signal Rise/Fall Time at $\pm 0.2$ Volt		20	ns
t <sub>16</sub> <sup>(1)</sup>	Receive Pair Bit Cell Center from Crossover Timing Distortion: In Preamble In Data		$\pm 15$ $\pm 18$	ns ns
t <sub>17</sub> <sup>(1)</sup>	Receive Pair Bit Cell Boundary Allowing for Timing Distortion: In Data		$\pm 18$	ns
t <sub>18</sub>	Receive Idle Time Before the Next Reception Can Begin in a Transmitting Station (as Measured from the Deassertion of CRS)		8	$\mu$ s
t <sub>19</sub>	Receive Pair Signal Return to Zero Level from Last Valid Positive Transition	160		ns
t <sub>20</sub>	$\overline{CRS}$ Assertion Delay from the First Received Valid Negative Transition of Receive Pair Signal		100	ns

Symbol	Parameter	Min	Max	Unit
t <sub>21</sub>	$\overline{CRS}$ Deassertion Delay from the Last Valid Positive Transition Received (when No Collision-Presence Signal Exists on the Transceiver Cable)		300 <sup>(2)</sup>	ns
t <sub>25</sub>	$\overline{RXC}$ Rise/Fall Time		5.0	ns
t <sub>26</sub>	$\overline{RXC}$ Low Time (at 0.9V)	40		ns
t <sub>26A</sub>	$\overline{RXC}$ High Time (at 2.7V)	36		ns
t <sub>27</sub>	Receive Data Stable before the Negative Edge of $\overline{RXC}$	30		ns
t <sub>28</sub>	Receive Data Held Valid past the Negative Edge of $\overline{RXC}$	30		ns
t <sub>29</sub>	Carrier Sense Inactive Setup Time to $\overline{RXC}$ High	60		ns
t <sub>29A</sub>	Carrier Sense Active Hold Time from $\overline{RXC}$ High	10		ns
t <sub>30</sub>	Receive Data Rise/Fall Time		10	ns
t <sub>31</sub>	From the Time $\overline{CRS}$ Is Deasserted until the Time it can be Asserted Again for a Transmitting Station	5	7	$\mu$ s


**NOTES:**

- $\pm 5$  ns of bias distortion—the remainder is random distortion.
- $\overline{CRS}$  is deasserted synchronously with the  $\overline{RXC}$ . This condition is not specified in the IEEE 802.3 specification.

RECEIVE TIMING: START OF FRAME




RECEIVE TIMING: END OF FRAME



**COLLISION TIMING**


Symbol	Parameter	Min	Max	Unit
$t_{32}$	CLSN/ $\overline{\text{CLSN}}$ Signal Pulse Width (at $-0.30\text{V}$ Differential Signal) of First Negative Pulse for Noise Filter Turn-On	30		ns
$t_{33}$	CLSN/ $\overline{\text{CLSN}}$ Cycle Time	86	118	ns
$t_{34}$	CLSN/ $\overline{\text{CLSN}}$ Rise/Fall Time at $\pm 0.2$ Volts		15	ns
$t_{35}$	CLSN/ $\overline{\text{CLSN}}$ Transition Time	35	70	ns
$t_{36}$	$\overline{\text{CDT}}$ Assertion from the First Valid Negative Edge of Collision Pair Signal		75	ns
$t_{37}$	$\overline{\text{CDT}}$ Deassertion from the Last Positive Edge of CLSN/ $\overline{\text{CLSN}}$ Signal		200	ns
$t_{38}$	$\overline{\text{CRS}}$ Deassertion from the Last Positive Edge of CLSN/ $\overline{\text{CLSN}}$ Signal (If no post-collision signal remains on the receive pair.)		450	ns
$t_{39}$	$\overline{\text{CRS}}$ Inactive after Collision Setup Time to $\overline{\text{RXC}}$ High	60		ns
$t_{39A}$	$\overline{\text{CRS}}$ Active Hold Time from $\overline{\text{RXC}}$ High after Collision	10		ns


**LOOPBACK TIMING**

Symbol	Parameter	Min	Max	Unit
$t_{40}$	LPBK Asserted before the First Attempted Transmission	500		ns
$t_{41}$	Simulated Collision Test Delay from the End of Each Attempted Transmission	0.5	1.5	$\mu\text{s}$
$t_{42}$	Simulated Collision Test Duration	0.5	1.0	$\mu\text{s}$
$t_{43}$	LPBK Deasserted after the Last Attempted Transmission	0.5		$\mu\text{s}$

**NOTE:**

In Loopback mode,  $\overline{\text{RXC}}$ ,  $\overline{\text{RXD}}$  and  $\overline{\text{CRS}}$  function in the same manner as a normal Receive.



**NOTE:**  
1. During Loopback, the 82501 receive circuitry uses 12 bit times while the PLL locks on the data. As a result, the first 12 bits are lost.

**TESTABILITY**

**NOTES:**

- 1. All AC Parameters become valid after the PLL has stabilized: 100  $\mu$ s after the application of power.



## 82502 ETHERNET TRANSCEIVER CHIP

- **Conforms to IEEE 802.3, Ethernet Rev. 2 and Cheapernet Standards**
  - Anti-Jabber Function
  - Receive Based Collision Detection
  - Defeatable Signal Quality Error (Heartbeat) Test
- **Requires Minimum Board Space**
  - On-Chip Voltage Reference
  - 16 Pin DIP
- **No External Adjustments Required**
- **Reliable CHMOS Technology**

The 82502 Ethernet Transceiver Chip is a CHMOS LSI device that provides the complete set of transmit, receive and collision detect functions specified by the IEEE 802.3, Ethernet and Cheapernet 10 Mbps base-band standards for the Media Attachment Unit (MAU). The 82502 teams up with Intel's 82586 LAN Coprocessor and the 82501 Ethernet Serial Interface allowing the designer to implement highly integrated IEEE 802.3, Ethernet and Cheapernet systems.

Three basic functional blocks make up the 82502: transmit, receive and collision detection. The transmit and receive sections transfer data from the transceiver drop cable to the coaxial cable of the network and vice-versa. The collision detection section senses simultaneous transmissions by two or more network stations (collisions) on the coaxial cable and responds by sending a 10 MHz signal down the transceiver drop cable to the station that it is servicing.

When used in an Ethernet application, the 82502 can drive a transceiver cable up to 50 meters in length. For Cheapernet, there is no transceiver cable. The 82502 interfaces directly with isolated signals from the station's serial interface (82501).

The 82502 is fabricated in Intel's reliable 10V CHMOS II process.




Figure 1. 82502 Functional Block Diagram




Figure 2. 82502 Pin Diagram

Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
TRMT, TRMT	2 3	I I	<b>TRANSMIT DATA PAIR:</b> A differentially driven input tied to the transmit pair of the transceiver cable. The transmit pair of the transceiver cable is driven with 10 Mbps Manchester encoded data from the serial interface of the data link (82501). TRMT/TRMT must be isolated from the transceiver cable by a pulse transformer. The last transition is expected to be positive indicating end of packet.
RCV, RCV	4 5	O O	<b>RECEIVE DATA PAIR:</b> An output driver pair that generates an ECL AC signal level to drive the transceiver cable receive pair with the 10 Mbps Manchester encoded data received from the coaxial cable of the network. RCV/RCV must be isolated from the transceiver cable by a pulse transformer. The last transition is always positive indicating the end of the packet. The current into the RCV pin is incrementally decreased 200 ns after the last transition.
CLSN, CLSN	7 6	O O	<b>COLLISION PRESENCE PAIR:</b> An output driver pair that generates a 10 MHz ECL AC signal level square wave on the collision presence pair of the transceiver cable when: a collision is detected on the coaxial cable of the network, during self-test as the collision circuit heartbeat indication, or after the watchdog timer has expired to indicate that the coaxial cable transitter is disabled.
CXTD	15	O	<b>COAXIAL CABLE TRANSMIT DATA:</b> An output pin that transmits data onto the coaxial cable of the network by sinking current from the center conductor of the coaxial cable. The last data transition at the end of a packet is always low to high.
CXRD	12	O	<b>COAXIAL CABLE RECEIVE DATA:</b> An input pin that receives data from the coaxial cable of the network. Typical signal levels (referenced to $V_{DD}$ ) received on CXRD are $-200$ mV for high, $-1.8$ V for a low and 0V during idle. The last data transition received is expected to be positive indicating the end of packet.
HBD	11	I	<b>HEARTBEAT DISABLE:</b> A strapping option that when tied low ( $V_{SS}$ ), allows the transceiver to generate a collision detect heartbeat signal after each packet. A high ( $V_{CC}$ ) on this pin disables the heartbeat circuitry as well as the 6.4 $\mu$ s transmit inhibit timer but keeps the collision circuit enabled for use in repeater applications.
REXT	1		<b>EXTERNAL RESISTOR:</b> A 243 $\Omega$ 0.5% resistor is attached between REXT and ground ( $V_{SS}$ ) to provide precision internal current levels.
NC	13		No connection.
$V_{CC}$ *	16		<b>POWER:</b> 5 $\pm$ 10% volts.
$V_{SS}$ *	8		<b>GROUND</b>
$V_{DD}$ *	14		<b>POWER/COAX SHIELD:</b> 10 $\pm$ 10% volts.
$AV_{CC}$ *	10		<b>ANALOG POWER:</b> 5 $\pm$ 10% volts. Included to reduce the effects of the current fluctuations in the $V_{CC}$ pin.
$AV_{SS}$ *	9		<b>ANALOG GROUND:</b> Included to reduce the effects of current fluctuations in the $V_{SS}$ pin.

**\*NOTE:**

The shield of the coaxial cable of the Ethernet channel ( $V_{DD}$ ) is connected to earth ground. To simplify annotation, all voltages are referenced to  $V_{SS}$  in this data sheet.

## FUNCTIONAL DESCRIPTION

### Transmit Section

#### Transmit Pair Receiver

The 82502 receives transmit data from an Ethernet Serial Interface (ESI) on the TRMT pins and transmits it onto a 50 $\Omega$  coax cable (the Ethernet channel). The TRMT pins are connected to the transmit pair of a transceiver cable through a pulse transformer. The transformer provides the isolation required between the transceiver cable and the coax cable. The DC bias for the TRMT pins is provided internally. The 78  $\pm$ 5%  $\Omega$  resistor for the TRMT input termination is external to the device.

A noise filter (squelch) is provided at the TRMT input pair to prevent spurious noise signals received on the pins from being transmitted onto the coaxial cable. The squelch is on during idle and rejects signals not more negative than -160 mV and/or less than 16 ns wide. The squelch is removed if the signal on the TRMT pins becomes more negative than -225 mV for 38 ns or more.

Once the squelch is removed, the transmit signal received on the device's TRMT pins measured differentially may be between  $\pm$ 0.25V minimum and  $\pm$ 1.2V maximum. The squelch will remain off if the received signal is not more positive than -225 mV or if it is more positive for less than 111 ns. The squelch will turn back on if the received signal is more positive than -160 mV for more than 160 ns. When the squelch turns back on a non-retriggerable 6.4  $\mu$ s transmit inhibit timer is started which disables the transmitter for a minimum of 5.5  $\mu$ s and a maximum of 8  $\mu$ s.

The transmit data path through the device consists of a receiver, rise and fall time control circuitry, and coaxial cable current driver. The maximum timing distortion introduced by the device's transmit path is  $\pm$ 2 ns per data transition edge including timing distortion caused by output rise and fall time difference. The maximum steady state delay of the transmit path is 50 ns.

#### Coaxial Cable Driver

The CXTD pin transmits data onto the coaxial cable by sinking current from the center conductor of the coaxial cable. The output current levels are 10 mA  $\pm$ 30% for high level, 72 mA  $\pm$ 4% for low level, and 0 to 24  $\mu$ A for idle; where current into the device is defined as positive current. The output resistance is 9 K $\Omega$  minimum.

At the start of a frame transmission two bits maximum of preamble will be received from the TRMT pair and may not be transmitted onto the coaxial cable. The first bit transmitted by the 82502 may contain phase violations, however all successive bits of the frame will be valid.

#### Watch Dog Timer (Anti-Jabber Function)

The 82502 will inhibit continuous transmissions onto the coaxial cable of duration greater than 52 ms  $\pm$ 18%. The 52 ms watch dog timer starts timing when the TRMT squelch is turned off to receive valid transmit data on the TRMT pins. If a frame transmission is completed within the 52 ms time slot, the timer is reset 3.2  $\mu$ s after the last bit of the frame has been transmitted. If a new transmission is started within this 3.2  $\mu$ s, the timer is not reset. This 3.2  $\mu$ s inhibit period is implemented so that a short absence of transmit data will not reset the watch dog timer.

If the timer times out (i.e., transmit packet duration exceeds 52 ms  $\pm$ 18%) the transmit section is disabled and the active collision signal is transmitted out onto the collision pair until valid transmit data received on the TRMT pair is discontinued. When the TRMT inputs become idle, the collision signal is turned off and a 420 ms  $\pm$ 18% non-triggerable timer is started. During this 420 ms, the transmit section is disabled. The transmit section is re-enabled after 420 ms.

### Receive Section

#### Coaxial Cable Receiver

The 82502's coaxial cable receive pins "V<sub>DD</sub>" and "CXRD" are connected to the coax cable shield and center conductor, respectively. The linear operating voltage range of the CXRD pin is 0V to -3.50V referenced to the shield (V<sub>DD</sub>) pin.

The shunt capacitance measured between the V<sub>DD</sub> and CXRD pins is less than 2.0 pF. The shunt resistance is greater than 1 M $\Omega$ . The bias current flowing into the CXRD pin is between -1  $\mu$ A and 1  $\mu$ A. These conditions apply in both the power off and power on states.

A noise filter is provided at the V<sub>DD</sub> and CXRD inputs to reject noise signals during idle. Signals received on the coax whose DC component (frequency less than 1 MHz) does not drop below -120 mV will be rejected. The noise filter will be disabled if the signal's DC component drops below -200 mV. A

maximum of 5 bits will be received from the coaxial cable and may not be transmitted onto the RCV pair. The first bit transmitted may contain phase violations, however all successive bits of the frame will be valid.

The noise filter will remain off if the received signal's AC component is not positive for more than 136 ns, and the DC component remains below  $-200$  mV. While the filter is off, the received data will be transmitted onto the RCV pair with less than 50 ns steady state delay. The timing distortion on the RCV pair output is less than  $\pm 2$  ns per edge for a  $\pm 200$  mV base-to-peak 5 MHz sinusoidal input from the coaxial cable.

The noise filter will turn back on if the received signal's AC component is positive for more than 207 ns, or if the DC component exceeds  $-123$  mV.

**Receive Pair Driver**

The RCV outputs are connected to the receive pair of a transceiver cable through a pulse transformer.

The receive pair (RCV/ $\overline{\text{RCV}}$ ) transceiver cable driver is a current driver. The output drive currents are as follows:

State	RCV	$\overline{\text{RCV}}$
Logical "1"	0 mA	35 mA $\pm 5\%$
Logical "0"	34 mA $\pm 5\%$	0 mA
Idle	0 mA	5.25 mA

Between 200 ns and 325 ns after the last output data transition on the RCV/ $\overline{\text{RCV}}$  pins, the 82502 begins incrementally decreasing the  $\overline{\text{RCV}}$  output current until the DC current level reaches 5.25 mA. The first step is 17 mA followed by thirteen 0.9 mA steps spaced 408 ns  $\pm 15\%$  apart.

The purpose of this stepping sequence is to guarantee that the RCV/ $\overline{\text{RCV}}$  differential output signal (measured with a 78  $\pm 5\%$  terminating resistor in parallel with a minimum magnetizing inductance of 25  $\mu\text{H}$ ) will remain high for a minimum of 200 ns following the last output transition, will not undershoot more than 80 mV and will limit the current stored in the inductor to 4 mA after 80 bit times.

**Collision Detect Section**

The collision presence outputs are connected to the collision pair of a transceiver through a pulse transformer. The collision presence outputs are used by

the device to indicate one of three conditions: (1) there are simultaneous transmission attempts by two or more stations on the coax, (2) self test after a transmission proving that the collision circuitry is functional or (3) a frame transmission time exceeds the 52 ms watch dog timer time limit. The active collision presence signals is a 10 MHz ECL level square wave transmitted on the collision pair of the transceiver cable. The duty cycle of the square wave is  $50 \pm 4\%$ .

The collision threshold level set inside the 82502 corresponds to a DC average of  $-1.482 \pm 3\%$  volts on the coaxial cable. If the DC average signal level detected on the coaxial cable is more negative than the threshold, the on-chip oscillator transmits an active collision signal onto the collision pair. The delay in the device from the moment it detects a collision on the CXRD pin to the collision presence signal transmission onto the collision pair is less than 0.9  $\mu\text{s}$ . With a 500 meter coaxial cable, it is less than 2.9  $\mu\text{s}$  including the propagation delay of the coaxial cable.

**Self Test**

If the HBD input is strapped low, the self test feature of the 82502 is enabled. After each frame transmission, the device transmits a collision presence signal (heartbeat) onto the collision presence pair to indicate that the collision circuitry is operational. The heartbeat begins between 600 ns to 1600 ns following the last positive transition on the transmit pair. The signal's duration is between 0.5  $\mu\text{s}$  and 1.5  $\mu\text{s}$ .

If the HBD input is strapped high, the self test feature as well as the 6.4  $\mu\text{s}$  transmit inhibit timer are disabled.

**Design Example**

Figure 3 shows the schematic of an IEEE 802.3, Ethernet compatible transceiver based on the 82502. Power to the 82502 is supplied by an isolated DC-to-DC converter which generates  $+5\text{V} \pm 10\%$  and  $+10\text{V} \pm 10\%$ . (These voltage levels are referenced to  $V_{\text{SS}}$ ; remember that  $V_{\text{DD}}$  is connected to earth ground.) Small signal diodes which have very small capacitance (less than 2 pF at  $V_{\text{d}} = 0$ ) are connected between the CXTD input pin and the center conductor to reduce the capacitance load on the channel. A 100 $\Omega$  fusible resistor on the CXRD pin is to protect the network from being brought down in the event of a short circuit fault between the CXRD pin and GND.





Figure 3. Typical Ethernet transceiver implementation using the 82502

**Applications**

The 82502 is intended for use in high performance, 10 Mbps LAN applications such as IEEE 802.3 10 Base 5 (Ethernet). Ethernet requires that the 82502 transceiver chip be located in a tap box attached directly to the coaxial cable of the network. A drop cable up to 50 meters in length connects the transceiver tap box to the data terminal equipment (DTE), see Figure 4.

In Cheapernet applications, a.k.a. IEEE 802.3 10 Base 2, the 82502 would be located inside the DTE, and transformer coupled to the 82501, see Figure 5. In both applications, the IEEE specifications require that a DC isolated power supply power the 82502.



**Figure 4. IEEE 802.3 10 Base 5 (Ethernet) configuration supports 100 users per segment, each segment being 500 meters long**




Figure 5. IEEE 802.3 10 Base 2 (Cheapernet) configuration supports 30 users per segment, each segment being 185 meters long.

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	-10°C to +80°C
Storage Temperature .....	-65°C to +150°C
V <sub>DD</sub> with Respect to V <sub>SS</sub> .....	-0.5V to +15V
V <sub>CC</sub> with Respect to V <sub>SS</sub> .....	-0.5V to +11V
All Input and Output Voltages (Except CXTD and CXRD) with Respect to V <sub>SS</sub> .....	-0.5V to +11V
CXTD Output Voltage with Respect to V <sub>SS</sub> .....	-0.5V to +15V
CXRD Input Voltage with Respect to V <sub>DD</sub> .....	0V to -15V, > 0V if I <sub>CXRD</sub> ≤ 200 mA
Power Dissipation .....	1.0W

\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

**D.C. CHARACTERISTICS** T<sub>A</sub> = 0-70°C, V<sub>CC</sub> = 5V ± 10%, V<sub>DD</sub> = 10V + 10%

Symbol	Parameter	Limits			Units	Conditions
		Min	Typ	Max		
V <sub>IDF</sub>	Transceiver Cable Input Differential Voltage	± 250		± 1200	mV	Base to peak
I <sub>OLC</sub>	Output Low Current CXTD	69.1		74.9	mA	CXTD: 3.3V to 10.3V
I <sub>OHC</sub>	Output High Current CXTD	7		13	mA	
I <sub>AVEC</sub>	Average Output Current CXTD (Including the effects of timing distortion)	37		45	mA	CXTD: 3.3V to 10.3V
I <sub>IDC</sub>	Idle Output Current	0		24	μA	
V <sub>IC</sub>	Coax Receiver Operating Voltage Range (Linear)	-3.5		0	V	Referenced to V <sub>DD</sub>
V <sub>ICAC</sub>	Coax Receiver A.C. Voltage	± 200			mV	Base to peak
I <sub>ILC</sub>	Input Leakage Current CXRD	-1		1	μA	
I <sub>OLT</sub>	Output Low Current Transceiver Cable	32.3 0		35.7 0.2	mA mA	RCV and CLSN RCV and CLSN
I <sub>OHT</sub>	Output High Current Transceiver Cable	0 32.3		0.2 35.7	mA mA	RCV and CLSN RCV and CLSN
I <sub>IDT</sub>	Output Idle Current Transceiver Cable	5 0		5.5 0.2	mA mA	RCV and CLSN RCV and CLSN
I <sub>CC</sub>	V <sub>CC</sub> Supply Current	0		21	mA	
I <sub>DD</sub>	V <sub>DD</sub> Supply Current	0		30	mA	
R <sub>I</sub>	Shunt Resistance between V <sub>DD</sub> and CXRD	1			MΩ	
C <sub>I</sub>	Shunt Capacitance between V <sub>DD</sub> and CXRD	0	2	4	pF	f = 10 MHz



## A.C. CHARACTERISTICS

### A.C. Measurement Conditions

I.  $T_A = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5\text{V} \pm 10\%$ ,  $V_{DD} = 10\text{V} \pm 10\%$

II. The A.C. measurements are taken at the following voltage levels for the various kinds of inputs and outputs:

A. Differential Transceiver Cable Inputs and Outputs:

All delay and timing distortion measurements are referenced to the 0V points measured differentially. Rise and fall times are referenced to the 20% and 80% points. The differential voltage swing at the inputs is at least  $\pm 250$  mV with rise and fall times of 0 to 10 ns.

B. Coaxial Cable Inputs and Outputs:

Delay measurements are referenced to the 50% points of the signals' total swing.  $V_{DD}$  is used as the voltage reference. Rise and fall times are measured at the 10% and 90% points. The differential voltage swing at the inputs is at least  $\pm 200$  mV. The input signal is either a trapezoidal signal with  $25 \pm 5$  ns rise/fall times or a sine wave.

III. The A.C. loading for various outputs is as follows:

A. Transceiver cable drive pins:


RCV,  $\overline{\text{RCV}}$ , CLSN and  $\overline{\text{CLSN}}$  are each loaded with 10 pF to ground and  $42\Omega$  to  $V_{CC}$ . A parallel load of 25  $\mu\text{H}$  minimum and  $78\Omega$  is connected between RCV and  $\overline{\text{RCV}}$ . The same load is present on CLSN and  $\overline{\text{CLSN}}$ .

B. Coaxial Cable Driver Pins:

A 25 $\Omega$  resistor is connected between  $V_{DD}$  and CXRD. Three small signal diodes are connected in series between the CXRD and CXTD pins such that they conduct when the 82502 is transmitting.

### TRANSMIT TIMING


Symbol	Parameter	Limits			Units
		Min	Typ	Max	
$t_1$	TRMT/ $\overline{\text{TRMT}}$ Input Pulse Width	44		106	ns
$t_2$	Transmit Steady State Delay	0		50	ns
$t_3$	CXTD Output Pulse Width	$t_1 - 4$		$t_1 + 4$	ns
$t_4$	CXTD Rise Time	20		30	ns
$t_5$	CXTD Fall Time	20		30	ns
$t_6$	Last Data Transition to CXTD Disabled	0		195	ns



231243-7

**RECEIVE TIMING**


Symbol	Parameter	Limits			Units
		Min	Typ	Max	
t <sub>7</sub>	CXRD Input Pulse Width	18		132	ns
t <sub>8</sub>	RCV/ $\overline{\text{RCV}}$ Output Pulse Width	t <sub>7</sub> -4		t <sub>7</sub> +4	ns
t <sub>9</sub>	RCV/ $\overline{\text{RCV}}$ Rise Time	0	3	5	ns
t <sub>10</sub>	RCV/ $\overline{\text{RCV}}$ Fall Time	0	3	5	ns
t <sub>11</sub>	Last RCV/ $\overline{\text{RCV}}$ Transition to Start of A.C. Driver Stepping	200			ns
t <sub>12</sub>	Receive Steady State Delay	0		50	ns




**COLLISION AND HEARTBEAT TIMING**

Symbol	Parameter	Limits			Units
		Min	Typ	Max	
$t_{13}^*$	Delay from Collision on CXRD to First Negative Transition on CLSN/ $\overline{\text{CLSN}}$	0		900	ns
$t_{14}$	CLSN/ $\overline{\text{CLSN}}$ Cycle Time	86		117	ns
$t_{15}$	CLSN/ $\overline{\text{CLSN}}$ High Time	39		64	ns
$t_{16}$	CLSN/ $\overline{\text{CLSN}}$ Low Time	39		64	ns
$t_{17}$	CLSN/ $\overline{\text{CLSN}}$ Rise Time		3		ns
$t_{18}$	CLSN/ $\overline{\text{CLSN}}$ Fall Time		3		ns
$t_{19}$	Delay from CXRD when Signal Level Exceeds Receive Threshold to Last CLSN/ $\overline{\text{CLSN}}$ Transition	0		1.2	ns
$t_{20}$	Last CLSN/ $\overline{\text{CLSN}}$ Transition to Start of A.C. Driver Stepping	0		150	ns
$t_{21}$	Last TRMT/ $\overline{\text{TRMT}}$ Transition to Start of Heartbeat Packet	600		1600	ns
$t_{22}$	Heartbeat Packet Duration	500		1500	ns

\*Minimum Collision Signal Level with 25 ns Rise Time.

**COLLISION TIMING**


HEARTBEAT TIMING



# 82586 LOCAL AREA NETWORK COPROCESSOR

- Performs Complete CSMA/CD Data Link Functions without CPU Overhead
  - High level command interface
- Supports Established and Emerging LAN Standards
  - IEEE 802.3/Ethernet
  - IEEE 802.3/Cheapernet
  - IBM PC Network (2 Mbps Broadband)
  - 1 Mbps Networks
- On-Chip Memory Management
  - Automatic buffer chaining saves memory
  - Reclaim of buffers after receipt of bad frames
  - Save bad frames
- Interfaces to 8-bit and 16-bit Microprocessors
- Supports Minimum Component Systems
  - Shared bus configuration
  - No TTL interface to iAPX 186 and 188 microprocessors
- Supports High Performance Systems
  - Bus master, with on-chip DMA
  - 4 MBytes/second bus bandwidth
  - Compatible with dual port memory
  - Back to back frame reception at 10 Mbps
- Network Diagnostics:
  - Frame CRC error tally
  - Frame alignment error tally
  - Location of cable opens/shorts
  - Collision tally
- Self Test Diagnostics
  - Internal loopback
  - External loopback
  - Internal register dump
  - Backoff timer check





Figure 1. 82586 Functional Block Diagram



NOTE: THE SYMBOLS IN PARENTHESES CORRESPOND TO MINIMUM MODE.

Figure 2. 82586 Pinout

\* IBM is a trademark of International Business Machines Corp.

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied.

The 82586 is an intelligent, high performance Local Area Network coprocessor, implementing the CSMA/CD link access method (Carrier Sense Multiple Access with Collision Detection).

The 82586 performs a large range of link management and channel interface functions including: CSMA/CD link access, framing, preamble generation and stripping, source address generation, destination address checking, CRC generation and checking. Any data rate up to 10 Mb/s can be used.

The 82586 features a powerful host system interface. It automatically manages memory structures with command chaining and bidirectional data chaining. An on-chip DMA controller manages 4 channels transparently to the user. Buffers containing errored or collided frames can be automatically recovered. The 82586 can be configured for 8-bit or 16-bit data path, with maximum burst transfer rate of 2 or 4 Mbyte/sec, respectively. Memory address space is 16 Mbyte maximum.

The 82586 provides two independent 16 byte FIFO's, one for receiving and one for transmitting. The threshold for block transfer to/from memory is

programmable, enabling the user to optimize bus overhead for a given worst case bus latency.

The 82586 provides a rich set of diagnostic and network management functions including: internal and external loopbacks, exception condition tallies, channel activity indicators, optimal capture of all frames regardless of destination address, optional capture of errored or collided frames, and time domain reflectometry for locating fault points in the cable.

The 82586 can be used in conjunction with either baseband or broadband networks. The controller can be configured for maximum network efficiency (minimum contention overhead) for any length network operating at any data rate within the 82586's range. The controller supports address field lengths of 0, 1, 2, 3, 4, 5, or 6 bytes. It can be configured for either the IEEE 802.3/Ethernet or HDLC method of frame delineation. Both 16-bit and 32-bit CRC are supported.

The 82586 is packaged in a 48 pin DIP and fabricated in Intel's reliable HMOS II 5 volt technology.

**Table 1. 82586 Pin Description**

Symbol	Pin No.	Type	Name and Function
VCC, VCC	48, 36		System Power: +5 volt power supply.
VSS, VSS	12, 24		System Ground.
RESET	34	I	RESET is an active HIGH internally synchronized signal, causing the 82586 to terminate present activity immediately. The signal must be HIGH for at least four clock cycles. The 82586 will execute RESET within ten system clock cycles starting from RESET HIGH. When RESET returns LOW, the 82586 waits for the first CA to begin the initialization sequence.
TxD	27	O	Transmitted Serial Data output signal. This signal is HIGH when not transmitting.
$\overline{\text{TxC}}$	26	I	Transmit Data Clock. This signal provides timing information to the internal serial logic, depending upon the mode of data transfer. For NRZ mode of operation, data is transferred to the TxD pin on the HIGH to LOW clock transition.
RxD	25	I	Received Data input signal.
$\overline{\text{RxC}}$	23	I	Received Data Clock. This signal provides timing information to the internal shifting logic depending upon the mode of data transfer. For NRZ data, the state of the RxD pin is sampled on the HIGH to LOW clock transition.
$\overline{\text{RTS}}$	28	O	Request To Send signal. When LOW, notifies an external interface that the 82586 has data to transmit. It is forced HIGH after a Reset and while the Transmit Serial Unit is not sending data.

Table 1. 82586 Pin Description (Cont'd.)

Symbol	Pin No.	Type	Name and Function
$\overline{\text{CTS}}$	29	I	Active LOW Clear To Send input enables the 82586 transmitter to actually send data. It is normally used as an interface handshake to $\overline{\text{RTS}}$ . This signal going inactive stops transmission. It is internally synchronized. If $\overline{\text{CTS}}$ goes inactive, meeting the setup time to $\overline{\text{TxC}}$ negative edge, transmission is stopped and $\overline{\text{RTS}}$ goes inactive within, at most, two $\text{TxC}$ cycles.
$\overline{\text{CRS}}$	31	I	Active LOW Carrier Sense input used to notify the 82586 that there is traffic on the serial link. It is used only if the 82586 is configured for external Carrier Sense. When so configured, external circuitry is required for detecting serial link traffic. It is internally synchronized. To be accepted, the signal must stay active for at least two serial clock cycles.
$\overline{\text{CDT}}$	30	I	Active LOW Collision Detect input is used to notify the 82586 that a collision has occurred. It is used only if the 82586 is configured for external Collision Detect. External circuitry is required for detecting the collision. It is internally synchronized. To be accepted, the signal must stay active for at least two serial clock cycles. During transmission, the 82586 is able to recognize a collision one bit time after preamble transmission has begun.
INT	38	0	Active HIGH Interrupt request signal.
CLK	32	I	The system clock input from the 80186 or another symmetric clock generator.
$\text{MN}/\overline{\text{MX}}$	33	I	When HIGH, $\text{MN}/\overline{\text{MX}}$ selects $\overline{\text{RD}}$ , $\overline{\text{WR}}$ , $\overline{\text{ALE}}$ , $\overline{\text{DEN}}$ , $\overline{\text{DT}}/\overline{\text{R}}$ (Minimum Mode). When LOW, $\text{MN}/\overline{\text{MX}}$ selects A22, A23, $\overline{\text{READY}}$ , $\overline{\text{S0}}$ , $\overline{\text{S1}}$ (Maximum Mode). Note: This pin should be static during 82586 operation.
AD0 - AD15	6-11, 13-22	I/O	These lines form the time multiplexed memory address (t1) and data (t2, t3, tW, t4) bus. When operating with an 8-bit bus, the high byte will output the address during the entire cycle. AD0-AD15 are floated after a RESET or when the bus is not acquired.
A16-A18, A20-A23	1, 3-5, 45-47	0	These lines constitute 7 out of 8 most significant address bits for memory operation. They switch during t1 and stay valid during the entire memory cycle. The lines are floated after RESET or when the bus is not acquired. Address lines A22 and A23 are not available for use in minimum mode.
A19/S6	2	0	During t1 it forms line 19 of the memory address. During t2 through t4 it is used as a status indicating that this is a Master peripheral cycle, and is HIGH. Its timing is identical to that of AD0 - AD15 during write operation.
HOLD	43	0	HOLD is an active HIGH signal used by the 82586 to request local bus mastership at the end of the current CPU bus transfer cycle, or at the end of the current DMA burst transfer cycle. In normal operation, HOLD goes inactive before HLDA. The 82586 can be forced off the bus by HLDA going inactive. In this case, HOLD goes inactive within four clock cycles in word mode and eight clock cycles in byte mode.
HLDA	42	I	HLDA is an active HIGH Hold Acknowledge signal indicating that the CPU has received the HOLD request and that bus control has been relinquished to the 82586. It is internally synchronized. After HOLD is detected as LOW, the processor drives HLDA LOW. Note, CONNECTING VCC TO HLDA IS NOT ALLOWED because it will cause a deadlock. Users wanting to give permanent bus access to the 82586 should connect HLDA with HOLD.

Table 1. 82586 Pin Description (Cont'd.)

Symbol	Pin No.	Type	Name and Function
CA	35	I	The CA pin is a Channel Attention input used by the CPU to initiate the 82586 execution of memory resident Command Blocks. The CA signal is synchronized internally. The signal must be HIGH for at least one system clock period. It is latched internally on HIGH to LOW edge and then detected by the 82586.
$\overline{\text{BHE}}$	44	0	The Bus High Enable signal ( $\overline{\text{BHE}}$ ) is used to enable data onto the most significant half of the data bus. Its timing is identical to that of A16-A23. With a 16-bit bus it is LOW and with an 8-bit bus it is HIGH. Note: after RESET, the 82586 is configured to 8-bit bus.
READY	39	I	This active HIGH signal is the acknowledgement from the addressed memory that the transfer cycle can be completed. While LOW, it causes wait states to be inserted. This signal must be externally synchronized with the system clock. The Ready signal internal to the 82586 is a logical OR between READY and SRDY/ARDY.
SRDY/ARDY	37	I	This active HIGH signal performs the same function as READY. If it is programmed at configure time to SRDY, it is identical to READY. If it is programmed to ARDY, the positive edge of the Ready signal is internally synchronized. Note, the negative edge must still meet setup and hold time specifications, when in ARDY mode. The ARDY signal must be active for at least one system clock HIGH period for proper strobing. The Ready signal internal to the 82586 is a logical OR between READY (in Maximum Mode only) and SRDY/ARDY. Note that following RESET, this pin assumes ARDY mode.
$\overline{\text{S0}}, \overline{\text{S1}}$	40,41	0	Maximum mode only. These status pins define the type of DMA transfer during the current memory cycle. They are encoded as follows: $\overline{\text{S1}} \quad \overline{\text{S0}}$ 0 0 Not Used 0 1 Read Memory 1 0 Write Memory 1 1 Passive Status is active from the middle of t4 to the end of t2. They return to the passive state during t3 or during tW when READY or ARDY is HIGH. These signals can be used by the 8288 Bus Controller to generate all memory control and timing signals. Any change from the passive state signals the 8288 to start the next t1 to t4 bus cycle. These pins are pulled HIGH and floated after a system RESET and when the bus is not acquired.
$\overline{\text{RD}}$	46	0	Used in minimum mode only. The read strobe indicates that the 82586 is performing a memory read cycle. $\overline{\text{RD}}$ is active LOW during t2, t3 and tW of any read cycle. This signal is pulled HIGH and floated after a RESET and when the bus is not acquired.
$\overline{\text{WR}}$	45	0	Used in minimum mode only. The write strobe indicates that the 82586 is performing a write memory cycle. $\overline{\text{WR}}$ is active LOW during t2, t3 and tW of any write cycle. It is pulled HIGH and floats after RESET and when the bus is not acquired.
ALE	39	0	Used in minimum mode only. Address Latch Enable is provided by the 82586 to latch the address into the 8282/8283 address latch. It is a HIGH pulse, during t1 ('clock low') of any bus cycle. Note that ALE is never floated.
$\overline{\text{DEN}}$	40	0	Used in minimum mode only. Data ENable is provided as output enable for the 8286/8287 transceivers in a stand-alone (no 8288) system. $\overline{\text{DEN}}$ is active LOW during each memory access. For a read cycle, it is active from the middle of t2 until the beginning of t4. For a write cycle, it is active from the beginning of t2 until the middle of t4. It is pulled HIGH and floats after a system RESET or when the bus is not acquired.



Table 1. 82586 Pin Description (Cont'd.)

Symbol	Pin No.	Type	Name and Function
DT/R	41	0	Used in minimum mode only. DT/R is used in non-8288 systems using an 8286/8287 data bus transceiver. It controls the direction of data flow through the Transceiver. Logically, DT/R is equivalent to S1. It becomes valid in the t4 preceding a bus cycle and remains valid until the final t4 of the cycle. This signal is pulled HIGH and floated after a RESET or when the bus is not acquired.

**82586/HOST CPU INTERACTION**

Communication between the 82586 and the host is carried out via shared memory. The 82586's direct access to memory capability allows autonomous transfer of data blocks (buffers, frames) and relieves the CPU of byte transfer overhead. The 82586 is optimized for operating with the iAPX 186, but due to the small number of hardware signals between the 82586 and the CPU, the 82586 can operate easily with other processors. In discussing 82586/Host interaction, the logical interface and the hardware bus interface are referred to separately.

The 82586 consists of two independent units: Command Unit (CU) and Receive Unit (RU). The CU executes commands from shared memory. The RU handles all activities related to frame reception. The CU and RU enable the 82586 to engage in the two activities simultaneously: the CU may be fetching and executing commands out of memory, and the RU may be storing received frames in memory. CPU intervention is only required after the CU executes a sequence of commands or the RU stores a sequence of frames.

The only hardware signals that connect the CPU and the 82586, are the INTERRUPT and CHANNEL ATTENTION, see Figure 3. Interrupt is used by the 82586 to draw the CPU's attention to a change in the SCB. The Channel Attention is used by the CPU to draw the 82586's attention.

**82586 SYSTEM MEMORY STRUCTURE**

The Shared Memory structure is composed of four parts: Initialization Root, System Control Block (SCB), Command List, and Receive Frame Area (RFA), see Figure 4.

The Initialization Root is at a predetermined location in the memory space, (0FFFF6H), known to both the host CPU and the 82586. The root is accessed at initialization and points to the System Control Block.

The System Control Block (SCB) serves as a bidirectional mailbox between the host CPU, CU and RU. It is the central element through which the CPU and the 82586 exchange control and status




Figure 3. 82586/Host CPU Interaction

information. The SCB is composed of two parts. First, instructions from the CPU to the 82586. These include: control of the CU and RU (START, ABORT, SUSPEND, RESUME), a pointer to the list of commands for the CU, a pointer to the receive frame area, and a set of interrupt acknowledge bits. Second, information from the 82586 to the CPU that includes: state of the CU and RU (e.g. IDLE, ACTIVE READY, SUSPENDED, NO RECEIVE RESOURCES), interrupt bits (command completed, frame received, CU gone not ready, RU gone not ready) and statistics. See Figure 4.

The Command List serves as a program for the CU. Individual commands are placed in memory units called a Command Block, or CB. CB's contain command specific parameters and command specific statuses. Specifically, these high level commands are called Action Commands (e.g. Transmit, Configure).

A specific command, Transmit, causes transmission of a frame by the 82586. The Transmit command block includes Destination Address, Length Field, and a pointer to a list of linked buffers that holds the frame to be constructed from several buffers scattered in memory. The Command Unit performs,




Figure 4. 82586 Shared Memory Structure

without the CPU intervention, the DMA of each buffer and the prefetching of references to new buffers in parallel. The CPU is notified only after successful transmission or retransmission.

The Receive Frame Area is a list of Free Frame Descriptors (Descriptors not yet used) and a list of buffers prepared by the user. It is conceptually distinct from the Command List. Frames arrive without being solicited by the 82586. The 82586 must be prepared to receive them even if it is engaged in other activities and to store them in the Free Frame Area. The Receive Unit fills the buffers upon frame reception and reformats the Free Buffer List into received frame structures. The frame structure is virtually identical to the format of the frame to be transmitted. The first frame descriptor is referenced by SCB. A Frame Descriptor and the associated Buffer Descriptor wasted upon receiving a Bad Frame (CRC or Alignment errored, Receive DMA overrun errored, or Collision fragmented frame) are automatically reclaimed and returned to the Free Buffer List, unless the chip is configured to Save Bad Frames.

Receive buffer chaining (i.e. storing incoming frames in a linked list of buffers) improves memory utilization significantly. Without buffer chaining, the user must allocate consecutive blocks of the maximum frame size (1518 bytes in Ethernet) for each frame. Taking into account that a typical frame size may be about 100 bytes, this practice is very inefficient. With buffer chaining, the user can allocate small buffers and the 82586 uses only as many as needed.

In the past, the drawback of buffer chaining was the CPU processing overhead and the time involved in the buffer switching (especially at 10 Mb/s). The 82586 overcomes this drawback by performing buffer management on its own for both transmission and reception (completely transparent to the user).

The 82586 has a 22-bit memory address range in minimum mode and 24-bit memory address range in maximum mode. All memory structures, the System Control Block, Command List, Receive Descriptor List, and all buffer descriptors must reside within one 64K-byte memory segment. The Data Buffers can be located anywhere in the memory space.

### TRANSMITTING FRAMES

The 82586 executes high level action commands from the Command List in external memory. Action commands are fetched and executed in parallel with the host CPU's operation, thereby significantly improving system performance. The general action commands format is shown in Figure 5.




Figure 5. Action Command Format

Message transmission is accomplished by using the Transmit command. A single Transmit command contains, as part of the command-specific parameters, the destination address and length field for the transmitted frame along with a pointer to a buffer area in memory containing the data portion of the frame. (See Figure 15.) The data field is contained in a memory data structure consisting of a Buffer Descriptor (BD) and Data Buffer (or a linked list of buffer descriptors and buffers) as shown in Figure 6. The BD contains a Link Field which points to the next BD on the list and a 24-bit address pointing to the Data Buffer itself. The length of the Data Buffer is specified by the Actual Count field of the BD.




Figure 6. Data Buffer Descriptor and Data Buffer Structure

Using the BD's and Data Buffers, multiple Data Buffers can be 'chained' together. Thus, a frame with a long Data Field can be transmitted using multiple (shorter) Data Buffers chained together. This chaining technique allows the system designer to develop efficient buffer management policies.




Figure 7. Frame Format

The 82586 automatically generates the preamble (alternating 1's and 0's) and start frame delimiter, fetches the destination address and length field from the Transmit command, inserts its unique address as the source address, fetches the data field from buffers pointed to by the Transmit command, and computes and appends the CRC at the end of the frame. (See Figure 7).

The 82586 can be configured to generate either the Ethernet or HDLC start and end frame delimiters. In the Ethernet mode, the start frame

delimiter is 10101011 and the end frame delimiter indicated by the lack of a signal after transmitting the last bit of the frame check sequence field. When in the HDLC mode, the 82586 will generate the 01111110 'flag' for the start and end frame delimiters and perform the standard 'bit stuffing/stripping.' In addition, the 82586 will optionally pad frames that are shorter than the specified minimum frame length by appending the appropriate number of flags to the end of the frame.

In the event of a collision (or collisions), the 82586 manages the entire jam, random wait and retry process, reinitializing DMA pointers without CPU intervention. Multiple frames can be sent by linking the appropriate number of Transmit commands together. This is particularly useful when transmitting a message that is larger than the maximum frame size (1518 bytes for Ethernet).

### RECEIVING FRAMES

In order to minimize CPU overhead, the 82586 is designed to receive frames without CPU supervision. The host CPU first sets aside an adequate amount of receive buffer space and then enables the




Figure 8. Receive Frame Area Diagram

82586's Receive Unit. Once enabled, the RU 'watches' for any of its frames which it automatically stores in the Receive Frame Area (RFA). The RFA consists of a Receive Descriptor List (RDL) and a list of free buffers called the Free Buffer List (FBL) as shown in Figure 8. The individual Receive Frame Descriptors that make up the RDL are used by the 82586 to store the destination and source address, length field and status of each frame that is received. (Figure 9.)




Figure 9. Receive Frame Descriptor

The 82586, once enabled, checks each passing frame for an address match. The 82586 will recognize its own unique address, one or more multicast addresses or the broadcast address. If a match occurs, it stores the destination and source address and length field in the next available RFD. It then begins filling the next free Data Buffer on the FBL (which is pointed to by the current RFD) with the data portion of the incoming frame. As one DB is filled, the 82586 automatically fetches the next DB on the FBL until the entire frame is received. This buffer chaining technique is particularly memory efficient because it allows the system designer to set aside buffers that fit a frame size that may be much shorter than the maximum allowable frame.

Once the entire frame is received without error, the 82586 performs the following housekeeping tasks:

- Updates the Actual Count field of the last Buffer Descriptor used to hold the frame just received with the number of bytes stored in its associated Data Buffer.
- Fetches the address of the next free Receive Frame Descriptor.
- Writes the address of the next free Buffer Descriptor into the next free Receive Frame Descriptor.

- Posts a 'Frame Received' interrupt status bit in the SCB.
- Interrupts the CPU.

In the event of a frame error, such as a CRC error, the 82586 automatically reinitializes its DMA pointers and reclaims any data buffers containing the bad frame. As long as Receive Frame Descriptors and data buffers are available, the 82586 will continue to receive frames without further CPU help.

## 82586 NETWORK MANAGEMENT AND DIAGNOSTIC FUNCTIONS

The behavior of data communication networks is typically very complex due to their distributed and asynchronous nature. It is particularly difficult to pin-point a failure when it occurs. The 82586 was designed in anticipation of these problems and includes a set of features for improving reliability and testability.

The 82586 reports on the following events after each frame transmitted:

- Transmission successful.
- Transmission unsuccessful; lost Carrier Sense.
- Transmission unsuccessful; lost Clear-to-Send.
- Transmission unsuccessful; DMA underrun because the system bus did not keep up with the transmission.
- Transmission unsuccessful; number of collisions exceeded the maximum allowed.

The 82586 checks each incoming frame and reports on the following errors, (if configured to 'Save Bad Frame'):

- CRC error: incorrect CRC in a well aligned frame.
- Alignment error: incorrect CRC in a misaligned frame.
- Frame too short: the frame is shorter than the configured value for minimum frame length.
- Overrun: the frame was not completely placed in memory because the system bus did not keep up with incoming data.
- Out of buffers: no memory resources to store the frame, so part of the frame was discarded.

## NETWORK PLANNING AND MAINTENANCE

To perform proper planning, operation, and maintenance of a communication network, the network management entity must accumulate information on network behavior. The 82586 provides a rich set of network-wide diagnostics that can serve as the basis for a network management entity.

Network Activity information is provided in the status of each frame transmitted. The activity indicators are:

- Number of collisions: number of collisions the 82586 experienced in attempting to transmit this frame.
- Deferred transmission: indicates if the 82586 had to defer to traffic on the link during the first transmission attempt.

Statistics registers are updated after each received frame that passes the address filtering, and is longer than the Minimum Frame Length configuration parameter.

- CRC errors: number of frames that experienced a CRC error and were properly aligned.
- Alignment errors: number of frames that experienced a CRC error and were misaligned.
- No-resources: number of correct frames lost due to lack of memory resources.
- Overrun errors: number of frame sequences lost due to DMA overrun.

The 82586 can be configured to Promiscuous Mode. In this mode it captures all frames transmitted on the Network without checking the Destination Address. This is useful in implementing a monitoring station to capture all frames for analysis.

The 82586 is capable of determining if there is a short or open circuit anywhere in the Network using the built in Time Domain Reflectometer (TDR) mechanism.

## STATION DIAGNOSTICS

The chip can be configured to External Loopback. The transmitter to receiver interconnection can be placed anywhere between the 82586 and the link to locate faults, for example: the 82586 output pins, the Serial Interface Unit, the Transceiver cable, or in the Transceiver.

The 82586 has a mechanism recognizing the transceiver 'heart beat' signal for verifying the correct operation of the Transceiver's collision detection circuitry.

## 82586 SELF TESTING

The 82586 can be configured to Internal Loopback. It disconnects itself from the Serial Interface Unit, and any frame transmitted is received immediately. The 82586 connects the Transmit Data to the Receive Data signal and the Transmit Clock to the Receive Clock.

The Dump Command causes the chip to write over 100 bytes of its internal registers to memory.

The Diagnose command checks the exponential Backoff random number generator internal to the 82586.

## CONTROLLING THE 82586

The CPU controls operation of the 82586's Command Unit (CU) and Receive Unit (RU) of the 82586 via the System Control Block.

## THE COMMAND UNIT (CU)

The Command Unit is the logical unit that executes Action Commands from a list of commands very similar to a CPU program. A Command Block (CB) is associated with each Action Command.

The CU can be modeled as a logical machine that takes, at any given time, one of the following states:

- IDLE - CU is not executing a command and is not associated with a CB on the list. This is the initial state.
- SUSPENDED - CU is not executing a command but (different from IDLE) is associated with a CB on the list.
- ACTIVE - CU is currently executing an Action Command, and points to its CB.

The CPU may affect the CU operation in two ways: issuing a CU control Command or setting bits in the COMMAND word of the Action Command.

## THE RECEIVE UNIT (RU)

The Receive Unit is the logical unit that receives frames and stores them in memory.

The RU is modeled as a logical machine that takes, at any given time, one of the following states:

- IDLE - RU has no memory resources and is discarding incoming frames. This is the initial RU state.
- NO-RESOURCES - RU has no memory resources and is discarding incoming frames. This state differs from the IDLE state in that RU accumulates statistics on the number of frames it had to discard.
- SUSPENDED - RU has free memory resources to store incoming frames but discards them anyway.
- READY - RU has free memory resources and stores incoming frames.

The CPU may affect RU operation in three ways: issuing an RU Control Command, setting bits in Frame Descriptor, FD, COMMAND word of the frame currently being received, or setting EL bit of Buffer Descriptor, BD, of the buffer currently being filled.




Figure 10. System Control Block (SCB) Format

**SYSTEM CONTROL BLOCK (SCB)**

The System Control Block is the communication mail-box between the 82586 and the host CPU. The SCB format is shown in Figure 10.

The host CPU issues Control Commands to the 82586 via the SCB. These commands may appear at any time during routine operation, as determined by the host CPU. After the required Control Command is setup, the CPU sends a CA signal to the 82586.

SCB is also used by the 82586 to return status information to the host CPU. After inserting the required status bits into SCB, the 82586 issues an Interrupt to the CPU.

The format is as follows:

**STATUS word:** Indicates the status of the 82586. This word is modified only by the 82586. Defined bits are:

CX	(Bit 15)	- A command in the CBL having its 'I' (interrupt) bit set has been executed.
FR	(Bit 14)	- A frame has been received.
CNR	(Bit 13)	- The Command Unit left the Active state.

RNR	(Bit 12)	- The Receive Unit left the Ready state.
CUS	(Bits 8-10)	- (3 bits) this field contains the status of the Command Unit. Valid values are: 0 - Idle 1 - Suspended 2 - Active 3-7 - Not used
RUS	(Bits 4-6)	- (3 bits) this field contains the status of the Receive Unit. Valid values are: 0 - Idle 1 - Suspended 2 - No Resources 3 - Not used 4 - Ready 5-7 - Not used

**COMMAND word:** Specifies the action to be performed as a result of the CA. This word is set by the CPU and cleared by the 82586. Defined bits are:

ACK-CX	(Bit 15)	- Acknowledges the command executed event.
--------	----------	--

ACK-FR	(Bit 14)	- Acknowledges the frame received event.
ACK-CNA	(Bit 13)	- Acknowledges that the Command Unit became not ready.
ACK-RNR	(Bit 12)	- Acknowledges that the Receive Unit became not ready.
CUC	(Bits 8-10)	- (3 bits) this field contains the command to the Command Unit. Valid values are:
	0	- NOP (doesn't affect current state of the unit).
	1	- Start execution of the first command on the CBL. If a command is in execution, then complete it before starting the new CBL. The beginning of the CBL is in CBL OFFSET.
	2	- Resume the operation of the command unit by executing the next command. This operation assumes that the command unit has been previously suspended.
	3	- Suspend execution of commands on CBL after current command is complete.
	4	- Abort execution of commands immediately.
	5-7	- Reserved, illegal for use.
RUC	(Bits 4-6)	- (3 bits) This field contains the command to the receive unit. Valid values are:
	0	- NOP (does not alter current state of unit).
	1	- Start reception of frames. If a frame is being received, then complete reception before starting. The beginning of the RFA is contained in the RFA

		OFFSET.
	2	- Resume frame receiving (only when in suspended state.)
	3	- Suspend frame receiving. If a frame is being received, then complete its reception before suspending.
	4	- Abort receiver operation immediately.
	5-7	- Reserved, illegal for use.
RESET	(Bit 7)	- Reset chip (logically the same as hardware RESET).

**CBL-OFFSET:**

gives the 16-bit offset address of the first command (Action Command) in the command list to be executed following CU-START. Thus, the 82586 reads this word only if the CUC field contained a CU-START Control Command.

**RFA-OFFSET:**

Points to the first Receive Frame Descriptor in the Receive Frame Area

**CRCERRS:**

CRC Errors - contains the number of properly aligned frames received with a CRC error.

**ALNERRS:**

Alignment Errors - contains the number of misaligned frames received with a CRC error.

**RSCERRS:**

Resource Errors - records the number of correct incoming frames discarded due to lack of memory resources (buffer space or received frame descriptors).

**OVRNERRS:**

Overrun Errors - counts the number of received frame sequences lost because the memory bus was not available in time to transfer them.

**ACTION COMMANDS**

The 82586 executes a 'program' that is made up of action commands in the Command List. As shown in Figure 5, each command contains the command field, status and control fields, link to the next action command in the CL, and any command-specific parameters. This command format is called the Command Block.






Figure 11. The NOP Command Block

The 82586 has a repertoire of 8 commands:

- NOP
- Setup Individual Address
- Configure
- Setup Multicast Address
- Transmit
- TDR
- Diagnose
- Dump

**COMMAND word:**

EL	(Bit 15)	- End of command list
S	(Bit 14)	- Suspend after completion
I	(Bit 13)	- Interrupt after completion
CMD	(Bits 0-2)	- NOP = 0

**LINK OFFSET:** Address of next Command Block

**NOP**

This command results in no action by the 82586, except as performed in normal command processing. It is present to aid in Command List manipulation.

NOP command includes the following fields:

**STATUS word (written by 82586):**

C	(Bit 15)	- Command completed
B	(Bit 14)	- Busy executing command
OK	(Bit 13)	- Error free completion

**IA-SETUP**

This command loads the 82586 with the Individual Address. This address is used by the 82586 for recognition of Destination Address during reception and insertion of Source Address during transmission.

The IA-SETUP command includes the following fields:




Figure 12. The IA-SETUP Command Block

STATUS word (written by 82586):

C	(Bit 15)	- Command completed
B	(Bit 14)	- Busy executing command
OK	(Bit 13)	- Error free completion
A	(Bit 12)	- Command aborted

COMMAND word:

EL	(Bit 15)	- End of command list
S	(Bit 14)	- Suspend after completion
I	(Bit 13)	- Interrupt after completion
CMD	(Bits 0-2)	- IA-SETUP = 1

LINK OFFSET: Address of next Command Block

INDIVIDUAL ADDRESS: Individual Address parameter

The least significant bit of the Individual Address parameter must be zero for IEEE 802.3/Ethernet. However, no enforcement of 0 is provided by the 82586. Thus, an Individual Address with least significant bit 1, is possible.

**CONFIGURE**

The CONFIGURE command is used to update the 82586 operating parameters.

The CONFIGURE command includes the following fields:

STATUS word (written by 82586):

C	(Bit 15)	- Command completed
B	(Bit 14)	- Busy executing command
OK	(Bit 13)	- Error free completion
A	(Bit 12)	- Command aborted

COMMAND word:

EL	(Bit 15)	- End of command list
S	(Bit 14)	- Suspend after completion
I	(Bit 13)	- Interrupt after completion
CMD	(Bits 0-2)	- Configure = 2

LINK OFFSET: Address of next Command Block

Byte 6-7:

BYTE CNT	(Bits 0-3)	- Byte Count, Number of bytes including this one, holding the parameters to be configured. A number smaller than 4 is interpreted as 4. A number greater than 12 is interpreted as 12.
----------	------------	--




Figure 13. The CONFIGURE Command Block

FIFO-LIM	(Bits 8-11)	- Value of FIFO Threshold.
----------	-------------	----------------------------

**Byte 8-9:**

SRDY/ARDY (Bit 6)	0	- SRDY/ARDY pin operates as ARDY (internal synchronization).
	1	- SRDY/ARDY pin operates as SRDY (external synchronization).
SAV-BF (Bit 7)	0	- Received bad frames are not saved in memory.
	1	- Received bad frames are saved in memory.
ADDR-LEN (Bits 8-10)		- Number of address bytes. NOTE: 7 is interpreted as 0.
AT-LOC (Bit 11)	0	- Address and Length Fields separated from data and associated with Transmit Command Block or Receive Frame Descriptor. For transmitted Frame, Source Address is inserted by the 82586.
	1	- Address and Length Fields are part of the Transmit/Receive data buffers, including Source Address (which is not inserted by the 82586).
PREAM-LEN (Bits 12-13)		- Preamble Length including Beginning of Frame indicator: 00 - 2 bytes 01 - 4 bytes 10 - 8 bytes 11 - 16 bytes
INT-LPBACK (Bit 14)		- Internal Loopback
EXT-LPBACK (Bit 15)		- External Loopback. NOTE: Bits 14 and 15 configured to 1, cause Internal Loopback.

**Byte 10-11:**

LIN-PRIO	(Bits 0-2)	- Linear Priority
----------	------------	-------------------

ACR	(Bits 4-6)	- Accelerated Contention Resolution (Exponential Priority)
BOF-MET	(Bit 7)	- Exponential Backoff Method 0 - IEEE 802.3/Ethernet 1 - Alternate method
INTER-FRAME SPACING	(Bits 8-15)	- Number indicating the Interframe Spacing in TxC period units

**Byte 12-13:**

SLOT-TIME (L)	(Bits 0-7)	- Slot Time number, low byte
SLT-TM (H)	(Bits 8-10)	- Slot Time number, high bits
RETRY-NUM	(Bits 12-15)	- Maximum number of transmission retries on collisions

**Byte 14-15:**

PRM	(Bit 0)	- Promiscuous Mode
BC-DIS MANCH/ NRZ	(Bit 1)	- Broadcast Disable
	(Bit 2)	- Manchester or NRZ encoding/decoding
	0	- NRZ
	1	- Manchester
TONO-CRS (Bit 3)		- Transmit on No Carrier Sense
	0	- Cease transmission if CRS goes inactive during frame transmission
	1	- Continue transmission even if no Carrier Sense
NCRC-INS (Bit 4)		- No CRC Insertion
CRC-16 (Bit 5)	0	- CRC Type: 32 bit Autodin II CRC polynomial
	1	- 16 bit CCITT CRC polynomial
BT-STF (Bit 6)	0	- Bitstuffing: End of Carrier mode (Ethernet)
	1	- HDLC like Bitstuffing mode
PAD	(Bit 7)	- Padding 0 - No Padding

	1	- Perform padding by transmitting flags for remainder of Slot Time
CRSF	(Bits 8-9)	- Carrier Sense Filter in bit times
CRS-SRC	(Bit 11)	Carrier Sense Source
	0	- External
	1	- Internal
CDTF	(Bits 12-14)	- Collision Detect Filter in bit times
CDT-SRC	(Bit 15)	- Collision Detect Source
	0	- External
	1	- Internal

Table 2. 82586 Default Values

Preamble Length	=	2
Address Length	=	6
Broadcast Disable	=	0
CRC-16/CRC-32	=	0
No CRC Insertion	=	0
Bitstuffing/EOC	=	0
Padding	=	0
Min-Frame-Length	=	64
Interframe Spacing	=	96
Slot Time	=	512
Number of Retries	=	15
Linear Priority	=	0
Accelerated Contention Resolution	=	0
Exponential Backoff Method	=	0
Manchester/NRZ	=	0
Internal CRS	=	0
CRS Filter	=	0
Internal CDT	=	0
CDT Filter	=	0
Transmit On No CRS	=	0
FIFO THRESHOLD	=	8
SRDY/ARDY	=	0
Save Bad Frame	=	0
AT-LOC	=	0
INT Loopback	=	0
EXT Loopback	=	0
Promiscuous Mode	=	0

<b>Byte 16:</b>		
MIN-FRM-LEN.	(Bits 0-7)	- Minimum number of bytes in a frame

**CONFIGURATION DEFAULTS**

The default values of the configuration parameters are compatible with the IEEE 802.3/Ethernet Standards. RESET configures the 82586 according to the defaults shown in Table 2.

**MC-SETUP**

This command sets up the 82586 with a set of Multicast Addresses. Subsequently, incoming frames with Destination Addresses from this set are accepted.




Figure 14. The MC-SETUP Command Block

The MC-SETUP command includes the following fields:

**STATUS word (written by 82586):**

C	(Bit 15)	- Command completed
B	(Bit 14)	- Busy executing command
OK	(Bit 13)	- Error free completion
A	(Bit 12)	- Command aborted

**COMMAND word:**

EL	(Bit 15)	- End of command list
S	(Bit 14)	- Suspend after completion
I	(Bit 13)	- Interrupt after completion
CMD	(Bits 0-2)	- MC-SETUP = 3

**LINK OFFSET:** Address of next Command Block

**MC-CNT:** A 14-bit field indicating the number of bytes in the MC-LIST field. MC-CNT is truncated to the nearest multiple of Address Length (in bytes). Issuing a MC-SETUP command with MC-CNT=0 disables reception of any incoming frame with a Multicast Address.

**MC-LIST:** A list of Multicast Addresses to be accepted by the 82586. Note that the most significant byte of an address is followed immediately by the least significant byte of the next address. Note also that the least significant bit of each Multicast Address in the set must be a one.

The Transmit-Byte-Machine maintains a 64-bit HASH table used for checking Multicast Addresses during reception.

An incoming frame is accepted if it has a Destination Address whose least significant bit is a one, and after hashing points to a bit in the HASH table whose value is one. The hash function is selecting bits 2 to 7 of the CRC register. RESET causes the HASH table to become all zeros.

After the Transmit-Byte-Machine reads a MC-SETUP command from TX-FIFO, it clears the HASH table and reads the bytes in groups whose length is determined by the ADDRESS length. Each group is hashed using CRC logic and the bit in the HASH table to which bits 2-7 of the CRC register point is set to one. A group that is not complete has no effect on the HASH table. Transmit-Byte-Machine notifies CU after completion.

**TRANSMIT**

The TRANSMIT command causes transmission (and if necessary retransmission) of a frame.

TRANSMIT CB includes the following fields:

**STATUS word (written by 82586):**

C	(Bit 15)	- Command completed
B	(Bit 14)	- Busy executing command
OK	(Bit 13)	- Error free completion
A	(Bit 12)	- Command aborted
S10	(Bit 10)	- No Carrier Sense signal during transmission (between beginning of Destination Address and end of Frame Check Sequence).
S9	(Bit 9)	- Transmission unsuccessful (stopped) due to loss of Clear-to-Send signal.




Figure 15. The Transmit Command Block

S8	(Bit 8)	- Transmission unsuccessful (stopped) due to DMA underrun, (i.e. data not supplied from the system for transmission).
S7	(Bit 7)	- Transmission had to Defer to traffic on the link.
S6	(Bit 6)	- Heart Beat, indicates that during Interframe Spacing period after the previous transmission, a pulse was detected on the Collision Detect pin.
S5	(Bit 5)	- Transmission attempt stopped due to number of collisions exceeding the maximum number of retries.
MAX-COLL	(Bits 3-0)	- Number of Collisions experienced by this frame. S5 = 1 and MAX-COLL = 0 indicates that there were 16 collisions.

**DESTINATION ADDRESS:** Destination Address of the frame.

**LENGTH FIELD:** Length field of the frame.

**STATUS word:**

EOF		- Indicates that this is the Buffer Descriptor of the last buffer of this frame's Information Field.
ACT-COUNT	(Bits 0-13)	- Actual number of data bytes in buffer (can be even or odd).

**NEXT BD OFFSET:** points to next Buffer Descriptor in list. If EOF is set, this field is meaningless.

**BUFFER ADDRESS:** 24-bit absolute address of buffer.

**TIME DOMAIN REFLECTOMETER - TDR**

This command performs a Time Domain Reflectometer test on the serial link. By performing the command, the user is able to identify shorts or opens and their location. Along with transmission of 'All Ones,' the 82586 triggers an internal timer. The timer measures the time elapsed from transmission start until 'echo' is obtained. 'Echo' is indicated by Collision Detect going active or Carrier Sense signal drop.

**COMMAND word:**

EL	(Bit 15)	- End of command list
S	(Bit 14)	- Suspend after completion
I	(Bit 13)	- Interrupt after completion
CMD	(Bits 0-2)	- TRANSMIT = 4

TDR command includes the following fields:

**STATUS word (written by 82586):**

C	(Bit 15)	- Command completed
B	(Bit 14)	- Busy executing command
OK	(Bit 13)	- Error free completion

**LINK OFFSET:** Address of next Command Block

**TBD OFFSET:** Address of list of buffers holding the Information field. TBD-OFFSET = 0FFFFH indicates that there is no Information field.




Figure 16. The Transmit Buffer Descriptor




Figure 17. The TDR Command Block

**COMMAND word:**

EL	(Bit 15)	- End of command list
S	(Bit 14)	- Suspend after completion
I	(Bit 13)	- Interrupt after completion
CMD	(Bits 0-2)	- TDR = 5

ET-SRT	(Bit 12)	- Short on the link identified (valid only in the case of a Transceiver that returns Carrier Sense during transmission).
TIME	(Bits 0-10)	- Specifying the distance to a problem on the link (if one exists) in transmit clock cycles.

**LINK OFFSET:** Address of next Command Block

**RESULT word:**

LNK-OK	(Bit 15)	- No link problem identified
XCVR-PRB	(Bit 14)	- Transceiver Cable Problem identified (valid only in the case of a Transceiver that does not return Carrier Sense during transmission).
ET-OPN	(Bit 13)	- Open on the link identified (valid only in the case of a Transceiver that returns Carrier Sense during transmission).

**DUMP**

This command causes the contents of over a hundred bytes of internal registers to be placed in memory. It is supplied as a self diagnostic tool, as well as to supply registers of interest to the user.

DUMP command includes the following fields:

**STATUS word (written by 82586):**

C	(Bit 15)	- Command completed
B	(Bit 14)	- Busy executing command
OK	(Bit 13)	- Error free completion




Figure 18. The DUMP Command Block

**COMMAND word:**

EL	(Bit 15)	- End of command list
S	(Bit 14)	- Suspend after completion
I	(Bit 13)	- Interrupt after completion
CMD	(Bits 0-2)	- DUMP = 6

**LINK OFFSET:** Address of next Command Block

**BUFFER OFFSET:** This word specifies the offset portion of the memory address which points to the top of the buffer allocated for the dumped registers contents. The length of the buffer is 170 bytes.

**DUMP AREA FORMAT**

Figure 18 shows the format of the DUMP area. The fields are as follows:

**Bytes 00H to 0AH:** These bytes correspond to the 82586 CONFIGURE command field.

**Bytes 0CH to 11H:** The Individual Address Register content. IARO is the Individual Address least significant byte.

**Bytes 12H to 13H:** Status word of last command block (only bits 0-13).

**Bytes 14H to 17H:** Content of the Transmit CRC generator. TXCRCRO is the least significant byte. The contents are dependent on the activity before the DUMP command:

After RESET - 'All Ones.'

After successful transmission - 'All Zeros.'

After MC-SETUP command - Generated CRC value of the last MC address, on MC-LIST.

After unsuccessful transmission, depends on where it stopped.

**NOTE**

For 16-bit CRC only TXCRCRO and TXCRCR1 are valid.

**Bytes 18H to 1BH:** Contents of Receive CRC Checker. RXCRCRO is the least significant byte. The contents are dependent on the activity performed before the DUMP command:

After RESET - 'All Ones.'

After good frame reception -

1. For CRC-CCITT - OIODOFH
2. For CRC-Autodin-II - C704DD7BH

After Bad Frame reception - corresponds to the received information.

After reception attempt, i.e. unsuccessful check for address match, corresponds to the CRC performed on the frame address.

**NOTE**

Any frame on the serial link modifies this register contents.

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0																			
TX OK	BT OK	PREAM L	AT LOC	ADDR	LEN	SAV BF	100%	1	1	1	1	1	1	1	00				
INTERFRAME SPACING											EBOP NET	ACR	1	LIN	PRIO	02			
RETRY NUM				1	SLT	TM [H]	SLOT TIME (LOW)									06			
CDT SRC	CDT F	CRS SRT	CRS F	PAD	AT STF	CRS 16	HCRC 16	TOW 16	MAX 16	BC DIS	PRM	08							
1	1	1	1	1	1	1	1	1	1	1	1	MIN FRM LEN				0A			
IAR 1								IAR 0								0C			
IAR 3								IAR 2								0E			
IAR 5								IAR 4								10			
MCAT COL	TX OK	0	0	LST CRS	LST CTS	URN	TX DEF	SOET	MAX COL	0	COLL NUM					12			
TXCRCR 1								TXCRCR 0								14			
TXCRCR 3								TXCRCR 2								16			
RXCRCR 1								RXCRCR 0								18			
RXCRCR 3								RXCRCR 2								1A			
TEMPR 1								TEMPR 0								1C			
TEMPR 3								TEMPR 2								1E			
TEMPR 5								TEMPR 4								20			
1	0	BX OK	1	CRC ERR	ALN ERR	0	OVN	SHRT FRM	NO EOP	1	1	1	1	1	1	22			
HASHR 1								HASHR 0								24			
HASHR 3								HASHR 2								26			
HASHR 5								HASHR 4								28			
HASHR 7								HASHR 6								2A			
LNR OK	LCV PM	ET OPN	ET SRT	X												2C			
1	1	1	1	1	1	1	X												2E
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	30			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	32			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	34			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	36			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	38			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3A			
X																3C			
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	3E			
EL	NXT RB SIZE															40			

Figure 19. The DUMP Area



15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	42
NXT RB ADR (HIGH)																
NXT RB ADR (LOW)															44	
EL	X														46	
CUR RB SIZE																
LA RBD ADR															48	
NXT RBD ADR															4A	
CUR RBD ADR															4C	
CUR RB EBC															4E	
NXT FD ADR															50	
CUR FD ADR															52	
TEMPORARY															54	
EOF	X														56	
NXT TB CNT																
BUF ADR															58	
NXT TB ADR															5A	
LA TBD ADR															5C	
NXT TBD ADR															5E	
EL	S	I	X												DUMP CMD CODE (110)	60
NXT CB ADR															62	
CUR CB ADR															64	
SCB ADR															66	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6A
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6C
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	6E
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	70
FIFO LIM 0															74	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	76
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	78
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7A
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7C
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	7E
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	80
CX	FR	CNA	RNR	0	1	0	RJ	RL	PU	RJ	CU	0	0	0	0	82
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	84
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	86
BUF ADR PTR (HIGH)															90	
BUF ADR PRT (LOW)															92	
RCV DMA BC															94	
BR + BUF ADR + H															96	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	98
RCV DMA ADR L															9A	
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9C
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	9E
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A2
1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A4
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A6
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	A8

Figure 19. DUMP Area (con't)

Bytes 1CH to 21H: Temporary Registers.

Bytes 22H to 23H: Receive Status Register. Bits 6,7,8,10,11 and 13 assume the same meaning as corresponding bits in the Receive Frame Descriptor Status field.

Bytes 24H to 2BH: HASH TABLE.

Bytes 2CH to 2DH: Status bits of the last time TDR command that was performed.

**NXT-RB-SIZE:** Let N be the last buffer of the last received frame, then NXT-RB-SIZE is the number of bytes of available in the N+1 buffer. EL - The EL bit of the Receive Buffer Descriptor.

**NXT-RB-ADR:** Let N be the last Receive Buffer used, then NXT-RB-ADR is the BUFFER-ADDRESS field in the N+1 Receive-Buffer Descriptor, i.e. the pointer to the N+1 Receive Buffer.

**CUR-RB-SIZE:** The number of bytes in the last buffer of the last received frame. EL - The EL bit of the last buffer in the last received frame.

**LA-RBD-ADR:** Look Ahead Buffer Descriptor, i.e. the pointer to N+2 Receive Buffer Descriptor.

**NXT-RBD-ADR:** Next Receive Buffer Descriptor Address. Similar to LA-RBD-ADR but points to N+1 Receive Buffer Descriptor.

**CUR-RBD-ADR:** Current Receive Buffer Descriptor Address. Similar to LA-RBD-ADR, but points to Nth Receive Buffer Descriptor.

**CUR-RB-EBC:** Current Receive Buffer Empty Byte Count. Let N be the currently used Receive Buffer. Then CUR-RB-EBC indicates the Empty part of the buffer, i.e. the ACT-COUNT of buffer N is given by the difference between its SIZE and the CUR-RB-EBC.

**NXT-FD-ADR:** Next Frame Descriptor Address. Define N as the last Receive Frame Descriptor with bits C=1 and B=0, then NXT-FD-ADR is the address of N+2 Receive Frame Descriptor (with B=C=0) and is equal to the LINK-ADDRESS field in N+1 Receive Frame Descriptor.

**CUR-FD-ADR:** Current Frame Descriptor Address. Similar to next NXT-FD-ADR but refers to N+1 Receive Frame Descriptor (with B=1, C=0).

Bytes 54H to 55H: Temporary register.

**NXT-TB-CNT:** Next Transmit Buffer Count. Let N be the last transmitted buffer of the TRANSMIT command executed recently, the NXT-TB-CNT is the ACT-COUNT field in the Nth Transmit Buffer Descriptor. EOF - Corresponds to the EOF bit of the Nth Transmit Buffer Descriptor. EOF=1 indicates that the last buffer accessed by the 82586 during Transmit was the last Transmit Buffer in the data buffer chain associated with the Transmit Command.

**BUF-ADR:** Buffer Address. The BUF-PTR field in the DUMP-STATUS Command Block.

**NXT-TB-AD-L:** Next Transmit Buffer Address Low. Let N be the last Transmit Buffer in the transmit buffer chain of the TRANSMIT Command performed recently, then NXT-TB-AD-L are the two least significant bytes of the Nth buffer address.

**LA-TBD-ADR:** Look Ahead Transmit Buffer Descriptor Address. Let N be the last Transmit Buffer in the transmit buffer chain of the TRANSMIT Command performed recently, then LA-TBD-ADR is the NEXT-BD-ADDRESS field of the Nth Buffer Descriptor.

**NXT-TBD-ADR:** Next Transmit Buffer Descriptor Address. Similar in function to LA-TBD-ADR but related to Transmit Buffer Descriptor N-1. Actually, it is the address of Transmit Buffer Descriptor N.

**Bytes 60H, 61H:** This is a copy of the 2nd word in the DUMP-STATUS command presently executing.

**NXT-CB-ADR:** Next Command Block Address. The LINK-ADDRESS field in the DUMP Command Block presently executing. Points to the next command.

**CUR-CB-ADR:** Current Command Block Address. The address of the DUMP Command Block currently executing.

**SCB-ADR:** Offset of the System Control Block (SCB).

**Bytes 7EH, 7FH:**

RU-SUS-RQ (Bit 4) - Receive Unit Suspend Request.

**Bytes 80H, 81H:**

CU-SUS-RQ (Bit 4) - Command Unit Suspend Request

END-OF-CBL (Bit 5) - End of Command Block List. If '1' indicates that DUMP-STATUS is the last command in the command chain.

ABRT-IN-PROG (Bit 6) - Command Unit Abort Request.

RU-SUS-FD (Bit 12) - Receive Unit Suspend Frame Descriptor Bit. Assume N is the Receive

Frame Descriptor used recently, then RU-SUS-FD is equivalent to the S bit of N+1 Receive Frame Descriptor.

**Bytes 82H, 83H:**

RU-SUS (Bit 4) - Receive Unit in SUSPENDED state.

RU-NRSRC (Bit 5) - Receive Unit in NO RESOURCES state.

RU-RDY (Bit 6) - Receive Unit in READY state.

RU-IDL (Bit 7) - Receive Unit in IDLE state.

RNR (Bit 12) - RNR Interrupt In Service bit.

CNA (Bit 13) - CNA Interrupt In Service bit.

FR (Bit 14) - FR Interrupt In Service bit.

CX (Bit 15) - CX Interrupt In Service bit.

**Bytes 90H to 93H:**

BUF-ADR-PTR - Buffer pointer is the absolute address of the bytes following the DUMP Command block.

**Bytes 94H to 95H:**

RCV-DMA-BC - Receive DMA Byte Count. This field contains number of bytes to be transferred during the next Receive DMA operation. The value depends on AT-LOcAtion configuration bit.

1. If AT-LOcAtion = 0 then RCV-DMA-BC = (2 times ADDR-LEN plus 2) if the next Receive Frame Descriptor has already been fetched.
2. If AT-LOcAtion = 1 then it contains the size of the next Receive Buffer.

BR+BUF-PTR+96H - Sum of Base Address plus BUF-PTR field and 96H.

RCV-DMA-ADR - Receive DMA absolute Address. This is the next RCV-DMA start address. The value depends on AT-LOcAtion configuration bit.

1. If AT-LOcAtion = 0, then RCV-DMA-ADR is the Destination Address field located in the next Receive Frame Descriptor.
2. If AT-LOcAtion = 1, then RCV-DMA-ADR is the next Receive Data Buffer Address.




Figure 20. The DIAGNOSE Command Block

The following nomenclature has been used in the DUMP table:

0	- The 82586 writes zero in this location.
1	- The 82586 writes one in this location.
X	- The 82586 writes zero or one in this location.
///	- The 82586 copies this location from the corresponding position in the memory structure.

**DIAGNOSE**

The DIAGNOSE Command triggers an internal self test procedure of backoff related registers and counters.

The DIAGNOSE command includes the following:

**STATUS word (written by 82586):**

C	(bit 15)	- Command completed
B	(bit 14)	- Busy executing command
OK	(bit 13)	- Error free completion
FAIL	(bit 11)	- Indicates that the self test procedured failed

**COMMAND word:**

EL	(bit 15)	- End of command list
S	(bit 14)	- Suspend after completion
I	(bit 13)	- Interrupt after completion
CMD	(bits 0-2)	- DIAGNOSE = 7

**LINK OFFSET:** Address of next Command Block

**RECEIVE FRAME AREA (RFA)**

The Receive Frame Area, RFA, is prepared by the host CPU, data is placed into the RFA by the 82586 as frames are received. RFA consists of a list of Receive Frame Descriptors (FD), each of which is associated with a frame. RFA-OFFSET field of SCB points to the first FD of the chain; the last FD is identified by the End-of-List flag (EL). See Figure 21.

**FRAME DESCRIPTOR (FD) FORMAT**

The FD includes the following fields:

**STATUS word (set by the 82586):**

C	(bit 15)	- Completed storing frame.
B	(bit 14)	- FD was consumed by RU.
OK	(bit 13)	- Frame received successfully. If this bit is set, then all others will be reset; if it is reset, then the other bits will indicate the nature of the error.
S11	(bit 11)	- Received frame experienced CRC error.
S10	(bit 10)	- Received frame experienced an alignment error.
S9	(bit 9)	- RU ran out of resources during reception of this frame.
S8	(bit 8)	- RCV-DMA overrun.
S7	(bit 7)	- Received frame had fewer bits than configured Minimum Frame Length.
S6	(bit 6)	- No EOF flag detected (only when configured to Bitstuffing).

**COMMAND word:**

EL	(bit 15)	- Last FD in the list.
S	(bit 14)	- RU should be suspended after receiving this frame.

**LINK OFFSET:** Address of next FD in list.

**RBD-OFFSET** (initially prepared by the CPU and later may be updated by 82586): Address of the first RBD that represents the Information Field. RBD-OFFSET = 0FFFFH means there is no Information Field.

**DESTINATION ADDRESS (written by 82586):** Contains Destination Address of received frame. The length in bytes, it is determined by the Address Length configuration parameter.




Figure 21. The Receive Frame Area




Figure 22. The Frame Descriptor (FD) Format

**SOURCE ADDRESS (written by 82586):** Contains Source Address of received frame. Its length is the same as DESTINATION ADDRESS.

**LENGTH FIELD (written by 82586):** Contains the 2 byte Type Field of received frame.

**RECEIVE BUFFER DESCRIPTOR FORMAT**

The Receive Buffer Descriptor (RBD) holds information about a buffer; size and location, and the means for forming a chain of RBDs, (forward pointer and end-of-frame indication).

The Buffer Descriptor contains the following fields:

**STATUS word (written by the 82586):**

EOF	(bit 15)	- Last buffer in received frame.
F	(bit 14)	- ACT COUNT field is valid.
ACT COUNT	(bits 0-13)	- Number of bytes in the buffer that are actually occupied.

**NEXT RBD OFFSET:** Address of next BD in list of BD's.

**BUFFER ADDRESS:** 24-bit absolute address of buffer.

**EL/SIZE:**

EL	(bit 15)	- Last BD in list.
SIZE	(bits 0-13)	- number of bytes the buffer is capable of holding.




Figure 23. The Receive Buffer Descriptor (RBD) Format

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ..... 0°C to 70°C  
 Storage Temperature ..... -65°C to 150°C  
 Voltage on Any Pin With Respect to Ground ..... -1.0V to +7V  
 Power Dissipation ..... 3.0 Watts

*\*NOTICE: Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect device reliability.*


**D.C. CHARACTERISTICS**

T<sub>A</sub> = 0-70°C, V<sub>CC</sub> = 5V ± 10%, CLK has MOS levels (See V<sub>MIL</sub>, V<sub>MIH</sub>, V<sub>MOL</sub>, V<sub>MOH</sub>). Tx̄C and Rx̄C have 82501 compatible levels (V<sub>MIL</sub>, V<sub>TIH</sub>, V<sub>RIH</sub>). All other signals have TTL levels (see V<sub>IL</sub>, V<sub>IH</sub>, V<sub>OL</sub>, V<sub>OH</sub>).

Symbol	Parameter	Min.	Max.	Units	Test Conditions
V <sub>IL</sub>	Input Low Voltage (TTL)	-0.5	+0.8	V	
V <sub>IH</sub>	Input High Voltage (TTL)	2.0	V <sub>CC</sub> +0.5	V	
V <sub>OL</sub>	Output Low Voltage (TTL)		0.45	V	I <sub>OL</sub> =2.5mA
V <sub>OH</sub>	Output High Voltage (TTL)	2.4		V	I <sub>OH</sub> =400uA
V <sub>MIL</sub>	Input Low Voltage (MOS)	-0.5	0.6	V	
V <sub>MIH</sub>	Input High Voltage (MOS)	3.9	V <sub>CC</sub> +0.5	V	
V <sub>TIL</sub>	Input High Voltage (Tx̄C)	3.3	V <sub>CC</sub> +0.5	V	
V <sub>RIH</sub>	Input High Voltage (Rx̄C)	3.0	V <sub>CC</sub> +0.5	V	
V <sub>MOL</sub>	Output Low Voltage (MOS)		0.45	V	I <sub>OL</sub> 2.5mA
V <sub>MOH</sub>	Output High Voltage (MOS)	V <sub>CC</sub> -0.5		V	I <sub>OH</sub> =400uA
I <sub>LI</sub>	Input Leakage Current		±10	uA	0 ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
I <sub>LO</sub>	Output Leakage Current		±10	uA	0.45 ≤ V <sub>OUT</sub> ≤ V <sub>CC</sub>
C <sub>IN</sub>	Capacitance of Input Buffer		10	pF	FC=1MHz
C <sub>OUT</sub>	Capacitance of Output Buffer		20	pF	FC=1MHz
I <sub>CC</sub>	Power Supply Current		550 450	mA	T <sub>A</sub> =0°C T <sub>A</sub> =70°C

**SYSTEM INTERFACE A.C. TIMING CHARACTERISTICS**

T<sub>A</sub>=0-70°C, V<sub>CC</sub>=5V±10% Figure 24 and Figure 25 define how the measurements should be done:



**Figure 24. TTL Input/Output Voltage Levels For Timing Measurements**




Figure 25. System Clock MOS Input Voltage Levels for Timing Measurements

INPUT TIMING REQUIREMENTS (8MHz)\*

Symbol	Parameter	Min.	Max.	Comments
T1	CLK cycle period	125	2000	
T2	CLK low time at 1.5V	55	1000	
T3	CLK low time at 0.9V	42.5	1000	
T4	CLK high time at 1.5V	55		
T5	CLK high time at 3.6V	42.5		
T6	CLK rise time		15	Note 1
T7	CLK fall time		15	Note 2
T8	Data in setup time	20		
T9	Data in hold time	10		
T10	Async RDY active setup time	20		Note 3
T11	Async RDY inactive setup time	35		Note 3
T12	Async RDY hold time	15		Note 3
T13	Synchronous ready/active setup	35		
T14	Synchronous ready hold time	0		
T15	HLDA setup time	20		Note 3
T16	HLDA hold time	10		Note 3
T17	Reset setup time	20		Note 3
T18	Reset hold time	10		Note 3
T19	CA pulse width	1 T1		
T20	CA setup time	20		Note 3
T21	CA hold time	10		Note 3

**OUTPUT TIMINGS (8 MHz)\*:**


Symbol	Parameter	Min.	Max.	Comments
T22	DT/R valid delay	0	60	
T23	WR, DEN active delay	0	70	Note 8
T24	WR, DEN inactive delay	0	65	Note 8
T25	Int. active delay	0	85	Note 4
T26	Int. inactive delay	0	85	Note 4
T27	Hold active delay	0	85	Note 4
T28	Hold inactive delay	0	85	Note 4
T29	Address valid delay	0	55	
T30	Address float delay	0	50	
T31	Data valid delay	0	55	Note 7
T32	Data hold Time	0		
T33	Status active delay	10	60	
T34	Status inactive delay	10	70	
T35	ALE active delay	0	45	Note 5
T36	ALE inactive delay	0	45	Note 5
T37	ALE width	T2-10		Note 5
T38	Address valid to ALE low	T2-30		
T39	Address hold to ALE inactive	T4-10		
T40	$\overline{RD}$ active delay	0	95	
T41	$\overline{RD}$ inactive delay	10	70	
T42	$\overline{RD}$ width	2T1-50		
T43	Address float to $\overline{RD}$ active	10		
T44	$\overline{RD}$ inactive to Address active	T1-40		
T45	WR width	2T1-40		
T46	Data hold after $\overline{WR}$	T2-25		
T47	Control inactive after reset	0	60	Note 6

\*All units are in ns.


\*\*CL on all outputs is 20-200 pF unless otherwise specified.

**NOTE LIST:**

- 1 — 0.9V to 3.6V
- 2 — 3.6V to 0.9V
- 3 — to guarantee recognition at next clock
- 4 — CL = 50 pF
- 5 — CL = 100 pF
- 6 — Affects:  
MIN MODE:  $\overline{RD}$ ,  $\overline{WR}$ ,  $\overline{DT/R}$ ,  $\overline{DEN}$   
MAX MODE:  $\overline{S0}$ ,  $\overline{S1}$
- 7 — High address lines (A16-A24, BHE) become valid one clock before T1 only on first memory cycle after the 82586 acquired the bus.
- 8 — WR from falling edge of CLK  
DEN from rising edge of CLK



**Figure 26. INT Output Timing**



**Figure 27. CA Input Timing**






Figure 28. RESET Timing




Figure 29. ARDY and SRDY Timings Relative to CLK




Figure 30. HOLD/HLDA Timing Relative to CLK




Figure 31. Read Cycle Timing.




Figure 32. Write Cycle Timing

**SERIAL INTERFACE A.C. TIMING CHARACTERISTICS**  
**CLOCK SPECIFICATION**

Applies for  $\overline{\text{TxC}}$ ,  $\overline{\text{RxC}}$   
 for NRZ:  
 f min = 100 kHz  $\pm$  100 ppm  
 f max = 10 MHz  $\pm$  100 ppm  
 for Manchester:  
 f min = 500 kHz  $\pm$  100 ppm  
 f max = 10 MHz  $\pm$  100 ppm

for Manchester, symmetry is needed:

$$T_{51}, T_{52} = \frac{1}{2f} \pm 5\%$$

**A.C. CHARACTERISTICS****TRANSMIT AND RECEIVE TIMING PARAMETER SPECIFICATION\***

Symbol	Parameter	Min.	Max.	Comments
--------	-----------	------	------	----------

**TRANSMIT CLOCK PARAMETERS**

T48	$\overline{\text{TxC}}$ Cycle	100	1000	Notes 14, 2
T48	$\overline{\text{TxC}}$ Cycle	100		Notes 14, 3
T49	$\overline{\text{TxC}}$ Rise Time		5	Note 14
T50	$\overline{\text{TxC}}$ Fall Time		5	Note 14
T51	$\overline{\text{TxC}}$ High Time @ 3.0V	40	1000	Note 14
T52	$\overline{\text{TxC}}$ Low Time @ 0.9V	40		Notes 14, 4

**TRANSMIT DATA PARAMETERS**

T53	TxD Rise Time		10	Notes 5, 13
T54	TxD Fall Time		10	Notes 5, 13
T55	TxD Transition - Transition	Min(T51, T52)-7		Notes 2, 5
T56	$\overline{\text{TxC}}$ Low to TxD Valid		40	Notes 3, 5
T57	$\overline{\text{TxC}}$ Low to TxD Transition		40	Notes 2, 5
T58	$\overline{\text{TxC}}$ High to TxD Transition		40	Notes 2, 5
T59	$\overline{\text{TxC}}$ Low to TxD High at the Transmission end		40	Notes 5

**REQUEST TO SEND/CLEAR TO SEND PARAMETERS**

T60	$\overline{\text{TxC}}$ Low to $\overline{\text{RTS}}$ Low. Time to Activate $\overline{\text{RTS}}$		40	Note 6
T61	$\overline{\text{CTS}}$ Valid to $\overline{\text{TxC}}$ Low. $\overline{\text{CTS}}$ Set-Up Time	45		
T62	$\overline{\text{TxC}}$ Low to $\overline{\text{CTS}}$ Invalid. $\overline{\text{CTS}}$ Hold Time	20		Note 7
T63	$\overline{\text{TxC}}$ Low to $\overline{\text{RTS}}$ High. time to deactivate $\overline{\text{RTS}}$		40	Note 6

**RECEIVE CLOCK PARAMETERS**

T64	$\overline{\text{RxC}}$ Clock Cycle	100		Notes 15, 3
T65	$\overline{\text{RxC}}$ Rise Time		5	Note 15
T66	$\overline{\text{RxC}}$ Fall Time		5	Note 15
T67	$\overline{\text{RxC}}$ High Time @ 2.7V	36	1000	Note 15
T68	$\overline{\text{RxC}}$ Low Time @ 0.9V	40		Note 15

**RECEIVE DATA PARAMETERS**

T69	RxD Setup Time	30		Note 1
T70	RxD Hold Time	30		Note 1
T71	RxD Rise Time		10	Note 1
T72	RxD Fall Time		10	Note 1

\*All units are in ns.

**TRANSMIT AND RECEIVE TIMING PARAMETER SPECIFICATION\* (cont'd.)**

Symbol	Parameter	Min.	Max.	Comments
--------	-----------	------	------	----------

**CARRIER SENSE/COLLISION DETECT PARAMETERS**

T73	$\overline{\text{CDT}}$ Valid to $\overline{\text{TxC}}$ High Ext. Collision Detect Setup Time	30		Note 12
T74	$\overline{\text{TxC}}$ High to $\overline{\text{CDT}}$ Inactive. $\overline{\text{CDT}}$ Hold Time.	20		Note 12
T75	$\overline{\text{CDT}}$ Low to Jamming Start			Note 8
T76	$\overline{\text{CRS}}$ Valid to $\overline{\text{TxC}}$ High Ext. Carrier Sense Setup Time	30		Note 12
T77	$\overline{\text{TxC}}$ High to $\overline{\text{CRS}}$ Inactive. $\overline{\text{CRS}}$ Hold Time	20		Note 12
T78	$\overline{\text{CRS}}$ Low to Jamming Start			Note 9
T79	Jamming Period			Note 10
T80	$\overline{\text{CRS}}$ Inactive Setup Time to $\overline{\text{RxC}}$ High. End of Receive Frame	60		
T81	$\overline{\text{CRS}}$ Active Hold Time From $\overline{\text{RxC}}$ High	3		

**INTERFRAME SPACING PARAMETERS**

T82	Inter Frame Delay			Note 11
-----	-------------------	--	--	---------

\*All units are in ns.

**NOTES:**

- 1 — TTL Levels
- 2 — Manchester only.
- 3 — NRZ only.
- 4 — Manchester requires 50% Duty Cycle.
- 5 — 1 TTL Load + 50 pF.
- 6 — 1 TTL Load + 100 pF.
- 7 — Abnormal End of Transmission.  $\overline{\text{CTS}}$  Expires Before  $\overline{\text{RTS}}$ .
- 8 — Programmable value:  
 $T75 = \text{NCDF} \times T48 + (12.5 \text{ to } 23.5) \times T48$  if collision occurs after preamble.  
 NCDF—The Collision Detection Filter Configuration Value.
- 9 — Programmable value:  
 $T78 = \text{NCSF} \times T48 + (12.5 \text{ to } 23.5) \times T48$ .  
 NCSF—The Carrier Sense Filter Configuration Value.  
 TBD is a function of Internal/External Carrier Sense Bit.
- 10 —  $T79 = 32 \times T48$ .
- 11 — Programmable value:  
 $T88 = \text{NIFS} \times T48$ .  
 NIFS—the IFS Configuration Value.
- \*12 — To guarantee recognition on the next clock.
- 13 — Applies to TTL Levels.
- 14 — 82501 Compatible levels, see Figure 34.
- 15 — 82501 Compatible levels, see Figure 35.

A.C. TIMING CHARACTERISTICS




Figure 33. TTL Input/Output Voltage Levels for Timing Measurements




Figure 34. Tx C Input Voltage Levels for Timing Measurements




Figure 35. Rx C Input Voltage Levels for Timing Measurements




Figure 36. Transmit and Control and Data Timing




Figure 37. Transmit and Control and Data Timing (cont.)




Figure 38. RxD Timing Relative to RxC




Figure 39. CRS Timing Relative to RxC

# 82588

## Single Chip LAN Controller

**82588: High Integration Mode**  
**82588-5: High Speed Mode**

- **Integrates ISO Layers 1 and 2**
  - CSMA/CD Data Link Controller
  - On-Chip Manchester, NRZI Encoding/Decoding
  - On-Chip Logic based Collision Detect and Carrier Sense
- **Supports Emerging IEEE 802.3 Standards**
  - 2 Mbps Broadband
  - 1 Mbps Baseband
- **High level command interface offloads the CPU**
- **Efficient memory use via Multiple Buffer Reception**
- **User Configurable**
  - Up to 2 Mbps Bit rates with on-chip Encoder/Decoder (High Integration Mode)
  - Up to 5 Mbps with External Encoder/Decoder (High Speed Mode)
- **No TTL Glue required with iAPX 186 and 188 microprocessors**
- **Network Management and Diagnostics**
  - Short or Open Circuit localization
  - Station Diagnostics (External loopback)
  - Self test Diagnostics Internal loopback
  - User readable registers

The 82588 is a highly integrated device designed for realizing cost sensitive Local Area Networks applications such as Personal Workstations.

At data rates of up to 2 Mbps, it provides a highly integrated interface and performs: CSMA/CD Data Link Control, Manchester, Differential Manchester or NRZI encoding/decoding, clock recovery; Carrier Sense, and Collision Detection. This mode is called "High Integration Mode." In the 82588 "High Speed Mode", the user can transfer data at a rate of up to 5 Mbps. In this mode the physical link functions are done external to the 82588.

The 82588 is packaged in a 28 pin DIP and fabricated in Intel's reliable HMOS II 5 volt technology.




Figure 1. 82588 Block Diagram

Figure 2. 82588 Pin Configuration

Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
D7 D6 D5 D4 D3 D2 D1 D0	6 7 8 9 10 11 12 13	I/O	<b>DATA BUS:</b> The Data Bus lines are bi-directional three state lines connected to the system's Data Bus for the transfer of data, commands, status and parameters.
$\overline{RD}$	5	I	<b>READ:</b> Together with $\overline{CS}$ , $\overline{DACK0}$ or $\overline{DACK1}$ , Read controls data or status transfers out of the 82588 registers.
$\overline{WR}$	3	I	<b>WRITE:</b> Together with $\overline{CS}$ , $\overline{DACK0}$ or $\overline{DACK1}$ , Write controls data or command transfers into the 82588 registers.
$\overline{CS}$	2	I	<b>CHIP SELECT:</b> When this signal is LOW, the 82588 is selected by the CPU for transfer of command or status. The direction of data flow is determined by the $\overline{RD}$ or $\overline{WR}$ inputs.
CLK	4	I	<b>CLOCK:</b> System clock. TTL compatible signal.
RESET	25	I	<b>RESET:</b> A HIGH signal on this pin will cause the 82588 to terminate current activity. This signal is internally synchronized and must be held HIGH for at least four Clock cycles.
INT	26	O	<b>INTERRUPT:</b> Active HIGH signal indicates to the CPU that the 82588 is requesting an interrupt.
DRQ0	17	O	<b>DMA REQUEST (CHANNEL 0):</b> This pin is used by the 82588 to request a DMA transfer. DRQ0 remains HIGH as long as 82588 requires data transfers. Burst transfers are done by having the signal active for multiple transfers.
DRQ1	18	O	<b>DMA REQUEST (CHANNEL 1):</b> This pin is used by the 82588 to request a DMA transfer. DRQ1 remains HIGH as long as 82588 requires data transfers. Burst transfers are done by having the signal active or multiple transfers.
$\overline{DACK0}$	1	I	<b>DMA ACKNOWLEDGE (CHANNEL 0):</b> When LOW, this input signal from the DMA Controller notifies the 82588 that the requested DMA cycle is in progress. This signal acts like chip select for data and parameter transfer using DMA channel 0.
$\overline{DACK1}$	27	I	<b>DMA ACKNOWLEDGE (CHANNEL 1):</b> When LOW, this input signal from the DMA controller notifies the 82588 that the requested DMA cycle is in progress. This signal acts like chip select for data and parameter transfer using DMA channel 1.



Table 1. Pin Description (Continued)

Symbol	Pin No.	Type	Name and Function
X1/X2	15/16	I	<p><b>High Integration Mode</b></p> <p><b>OSCILLATOR INPUTS:</b> These inputs may be used to connect a quartz crystal that controls the internal clock generator for the serial unit.</p> <p>X1 may also be driven by a MOS level clock whose frequency is 8 or 16 times the bit rate of Transmit/Receive data. X2 must be left floating if X1 has an external MOS clock.</p>
$\overline{\text{TxC}}$	15	I	<p><b>High Speed Mode</b></p> <p><b>TRANSMIT CLOCK:</b> This signal provides timing information to the internal serial logic, depending upon the mode of data transfer. For NRZ encoding, data is transferred to the TxD pin on the HIGH to LOW clock transition. For Manchester encoding the transmitted bit center is aligned with the <math>\overline{\text{TxC}}</math> LOW to HIGH transition.</p>
$\overline{\text{RxC}}$	16	I	<p><b>RECEIVE CLOCK:</b> This signal provides timing information to the internal serial logic. NRZ data should be provided for reception (RxD). The state of the RxD pin is sampled on the HIGH to LOW transition of <math>\overline{\text{RxC}}</math>.</p> <p>The operating mode of the 82588 is defined when configuring the chip.</p>
$\overline{\text{TCLK/CRS}}$	24	I  O	<p>In High Speed Mode, this pin is Carrier Sense, input CRS, and is used to notify the 82588 that there is activity on the serial link.</p> <p>In High Integration Mode, this pin is Transmit Clock, <math>\overline{\text{TCLK}}</math>, and is used to output the transmit clock.</p>
$\overline{\text{CDT}}$	23	I	<p><b>COLLISION DETECT:</b> This input notifies the 82588 that a collision has occurred. It is sensed only if the 82588 is configured for external Collision Detect (external circuitry is then required for detecting the collision).</p>
RxD	19	I	<p><b>RECEIVE DATA:</b> This pin receives serial data.</p>
TxD	20	O	<p><b>TRANSMIT DATA:</b> This pin transmits data to the Serial Link. This signal is HIGH when not transmitting.</p>
$\overline{\text{RTS}}$	21	O	<p><b>REQUEST TO SEND:</b> When this signal is LOW, the 82588 notifies an external interface that it has data to transmit. It is forced HIGH after a reset and when transmission is stopped.</p>
$\overline{\text{CTS}}$	22	I	<p><b>CLEAR TO SEND:</b> CTS enables the 82588 to start transmitting data. Raising this signal to HIGH stops the transmission.</p>
VCC	28		<p><b>POWER:</b> +5V Supply</p>
VSS	14		<p>Ground</p>

## FUNCTIONAL DESCRIPTION

### High Integration Mode

The 82588 Single Chip LAN Controller is a highly integrated device designed for Cost Sensitive LAN applications such as personal workstation clusters. Included on the chip is a programmable CSMA/CD controller, an NRZI and Manchester encoder/decoder with clock recovery, and two collision detection mechanisms. With the addition of simple transceiver line drivers or RF Modem, the 82588 takes care of all the major functions of the ISO Physical and Data Link Layers.

### CSMA/CD Controller

The 82588 on-chip CSMA/CD controller is programmable which allows it to operate in a variety of LAN environments including emerging IEEE802.3 standards such as 1 Mbps baseband and 2 Mbps baseband (IBM PC Network). Programmable parameters include:

- Framing (End of Carrier of SDLC)
- Address field length
- Station priority
- Interframe spacing
- Slot time
- CRC-32 OR CRC-16

### Encoder/Decoder

The on-chip NRZI and Manchester encoder/decoder supports data rates up to 2 Mbps. Manchester encoding is often times used in baseband applications and NRZI is used in broadband applications.

### Collision Detection

A major innovation with the 82588 is its on-chip logic based collision detection. To ensure high probability of collision detection two mechanisms are provided. The Code Violation method defines a collision when a transition edge occurs outside the area of normal transitions as specified by either the Manchester or NRZI encoding methods. Bit Comparison method compares the signature of the transmitted frame to the receive frame signature (re-calculated by the 82588 while listening to itself). If the signatures are identical the frame is assumed to have been transmitted without a collision.

## System Interface

The 82588 goes beyond providing the designer with the functions necessary for interfacing to the LAN. It has an extremely friendly system interface that makes it easy to design with. First, the 82588 has a high level command interface, that is the CPU sends the 82588 commands such as Transmit or Configure. This means the designer does not have to write low level software to perform these tasks, and it off-loads the CPU in the application. Second, the 82588 supports an efficient memory structure called Multiple Buffer Reception in which buffers are chained together while receiving frames. This is an important feature in applications with limited memory such as personal computers. Third, the 82588 has two independent sixteen byte FIFO's one for reception and one for transmission. The FIFO's allow the 82588 to tolerate bus latency. Finally the 82588 provides an eight byte data path that supports up to 4 Mbytes/second using external DMA.

## Network Management & Diagnostics

The 82588 provides a rich set of diagnostic and network management functions including: internal and external loopback, channel activity indicators, optional capture of all frames regardless of destination address (Promiscuous Mode), capture of collided frames, (if address matches), and time domain reflectometry for locating fault points in the network cable. The 82588 Register Dump Command ensures reliable software by dumping the content of the 82588 registers into the system memory.

The next section will describe the 82588 system bus interface, the 82588 network interface, and the 82588 internal architecture.

## 82588/Host CPU Interaction

The CPU communicates with the 82588 through the system's memory and 82588's on-chip registers. The CPU creates a data structure in the memory, programs the external DMA controller with the start address and byte count of the block, and issues the command to the 82588.

The 82588 is optimized for operating with the iAPX 186/188, but due to the small number of hardware signals between the 82588 and the CPU, the 82588 can operate easily with other processors. The data bus is 8 bits wide and there is no address bus.

Chip Select and Interrupt lines are used to communicate between the 82588 and the host as shown in the Figure 3. Interrupt is used by the 82588 to draw the CPU's attention. The Chip Select is used by the CPU to draw the 82588's attention.

There are two kinds of transfer over the bus: Command/Status and data transfers. Command/Status transfers are always performed by the CPU. Data transfers are requested by the 82588, and are typically performed by a DMA controller. The table given

in Figure 4 shows the Command/Status and data transfer control signals.

The CPU writes to 82588 using  $\overline{CS}$  and  $\overline{WR}$  signals. The CPU reads the 82588 status register using  $\overline{CS}$  and  $\overline{RD}$  signals.

To initiate an operation like Transmit or Configure (see Figure 5), a Write operation command from CPU to 82588 is issued by the CPU. A Read operation from CPU gives the status of the 82588. Although there are four status registers they're read using the same port in a round robin fashion (Figure 6).

Any parameters or data associated with a command are transferred between the memory and 82588 using DMA. The 82588 has two data channels, each having Request and Acknowledge lines. Typically one channel is used to receive data and other to transmit data and perform all the other initialization and maintenance operations like Configure, Address Set-Up, Diagnose, etc. The channels are identical and can be used interchangeably.

When the 82588 requires access to the memory for parameter or data transfer it activates the DMA request lines and uses the DMA controller to achieve the data transfer. Upon the completion of an operation, the 82588 interrupts the CPU. The CPU then reads results of the operation (the status of the 82588).





Figure 3. 82588/HOST CPU Interaction

Pin Name			Function
$\overline{CS}^*$	$\overline{RD}$	$\overline{WR}$	
1	x	x	No transfer to/from Command/Status
0	1	1	
0	0	0	Illegal
0	0	1	Read from status register
0	1	0	Write to Command register
$\overline{DACK0}[\overline{DACK1}]^*$	$\overline{RD}$	$\overline{WR}$	
1	x	x	No DMA transfer
0	1	1	
0	0	0	Illegal
0	0	1	Data Read from DMA channel 0 [or 1]
0	1	0	Data Write to DMA channel 0 [or 1]

\* Only one of  $\overline{CS}$ ,  $\overline{DACK0}$  and  $\overline{DACK1}$  may be active at any time.


Figure 4. DATABUS CONTROL SIGNALS AND THEIR FUNCTIONS



**COMMAND REGISTER**

COMMANDS	VALUE	COMMANDS	VALUE
NOP	— 0	ABORT	— 13
IA-SETUP	— 1	RECEIVER-ENABLE	— 8
CONFIGURE	— 2	ASSIGN NEXT BUF	— 9
MC-SETUP	— 3	RECEIVE-DISABLE	— 10
TRANSMIT	— 4	STOP-RECEPTION	— 11
TDR	— 5	RESET	— 14
DUMP	— 6	FIX PTR	— 15 (CHNL = 1)
DIAGNOSE	— 7	RLS PTR	— 15 (CHNL = 0)
RETRANSMIT	— 12		

**Figure 5. Command Format and Operation Values**



EVENTS	VALUE (STATUS 0)
IA-SETUP-DONE	— 1
CONFIGURE-DONE	— 2
MC-SETUP-DONE	— 3
TRANSMIT-DONE	— 4
TDR-DONE	— 5
DUMP-DONE	— 6
DIAGNOSE-PASSED	— 7
END OF FRAME	— 8
REQUEST NEXT BUFFER	— 9
RECEPTION ABORTED	— 10
RETRANSMIT-DONE	— 12
EXECUTION-ABORTED	— 13
DIAGNOSE-FAILED	— 15

**Figure 6. Status Registers and Event Values**

### Transmitting a Frame

To transmit a frame, the CPU prepares a Transmit Data Block in memory as shown in Figure 7. Its first two bytes specify the length of the rest of the block. The next few bytes (Up to 6 bytes long) contain the destination address of the node it is being sent to. The rest of the DMA block is the data field. The CPU programs the DMA controller with the start address of the block, length of the block and other control information and then issues the Transmit command to the 82588.

Upon receiving the command, the 82588 fetches the first two bytes of the block to determine the length of the block. If the link is free, and the first data byte was fetched, the 82588 begins transmitting the preamble and concurrently fetches the bytes from the Transmit Data Block and loads them into a 16 byte FIFO to keep them ready for transmitting. The FIFO is a buffer between the serial and parallel part of the 82588. The on-chip FIFOs help the 82588 to tolerate system bus latency as well as provide efficient usage of system bandwidth.

The destination address is sent out after the preamble. This is followed by the source or the station individual address, which is stored earlier on the 82588 using the IA-SETUP command. After that, the entire information field is transmitted followed by a CRC field calculated by the 82588. If during the transmission of the frame, a collision is encountered, then the transmission is aborted and a jam pattern is sent out after completion of the preamble. The 82588

generates an Interrupt indicating the experience of a collision and the frame has to be re-transmitted. Re-transmission is done by the CPU exactly as the Transmit command except the Re-Transmit command keeps track of the number of collisions encountered. When the 82588 gets the Retransmit command and the exponential back-off time is expired, the 82588 transmits the frame again. The transmitted frame can be coded to either Manchester, Differential Manchester or NRZI methods.

### Collision Detection

The 82588 eliminates the need for external collision detection logic, in most applications, while easing or eliminating the need for complex transceivers. Two algorithms are used for collision detection: Bit Comparison and Code Violation. The Bit Comparison Method is useful in Broadband networks where there are separate transmit and receive channels. Bit Comparison compares the "signature" of the transmitted data and received data at the end of the collision window in any network configuration. This algorithm calculates the CRC after a programmable number of transmitted bits, holds this CRC in a register, and compares it with received data's CRC. A CRC or "signature" difference indicates a collision. The code violation is detected if the encoding of the received data has any bit that does not fit the encoding rules. The code violation method is useful in short bus topology and serial backplane applications where bit attenuation over the bus is negligible.




Figure 7. The 82588 Frame Structure and location of Data element in System Memory

### Receiving a Frame

The 82588 can receive a frame when its receiver has been enabled. The received frame is decoded by either on-chip Manchester, Differential Manchester or NRZI decoders in High Integration Mode and NRZI in High Speed Mode. The 82588 checks for an address match for an individual address, a Multicast address or a Broadcast address. In the Promiscuous mode the 82588 receives all frames. Only when the address match is successful does the 82588 transfer the frame to the memory using the DMA controller. Before enabling the receiver, the CPU makes a memory buffer area available to the Receive Unit and programs the starting address of the DMA controller. The received frame is transferred to the memory buffer in the format shown in Figure 8. This method of reception is called "Single Buffer" reception. The entire frame is contained in one continuous buffer. Upon completion of reception the total number of bytes written into the memory buffer is loaded into status registers 1 and 2 and the status of the reception itself is appended to the received frame. An interrupt to the CPU follows.

If the frame size is unknown, memory usage can be optimized by using "Multiple Buffer" reception.

This way the user does not have to allocate large memory space for short frames. Instead, the 82588 can dynamically allocate memory space as it receives frames. This method requires both DMA channels alternately to receive the frame. As the frame reception starts, the 82588 interrupts the CPU and automatically requests assignment of the next sequential buffer. The CPU does this and loads the second DMA channel with the next buffer information so that the 82588 can immediately switch to the other channel as soon as the current buffer is full. When the 82588 switches from the first to the second buffer it again interrupts the CPU requesting it to allocate another buffer on the other (previous) channel in advance. This process continues until the entire frame is received. The received frame is spread over multiple memory buffers. The link between the buffers is easily maintained by the CPU using a buffer chain descriptor structure in memory (see Figure 9).

This dynamic (pre) allocation of memory buffers results in efficient use of available storage when handling frames of widely differing sizes. Since the buffers are pre-allocated one block in advance, the system is not time critical.




Figure 8. Single Buffer Reception




Figure 9. Multiple Buffer Reception

**80188 Based System**

Figure 10 shows a high performance, high-integration configuration of the 82588 with the 80188 in a typical iAPX188-based microcomputer. The 80188 controls the 82588, as well as providing DMA control services for data transfer, using its "on chip" two channel DMA controller.

**Link Interface**

The Serial Interface Mode configuration parameter selects either a highly integrated Direct Link interface (High Integration Mode) or a highly flexible Transceiver Interface (High Speed Mode).

**Application**

In the High Integration Mode it is possible to connect the 82588 on a very short "Wired OR" link, on a longer twisted pair cable, or a broadband connection.


**Twisted Pair Connection**

The link consists of a twisted pair that interconnects the 82588 (See Figure 11). The transmit data pin is connected via a driver and the receive data pin is connected via a buffer. The twisted pair must be properly terminated to prevent reflections.

In the minimum configuration, TxD and RxD are connected to the twisted pair and  $\overline{CTS}$  is grounded. The 82588 may control the driver with the  $\overline{RTS}$  pin. It is also possible to use external circuitry for performing collision detection, and feeding it to the 82588 through the  $\overline{CDT}$  pin.

**Broadband Connection**


The 82588 supports data communications over a broadband link in both its modes. Proper MODEM interface should be provided. Collision Detection by Bit Comparison, in High Interface Mode, can be applied to transmission over broadband links.



231161-7

Figure 10. 80188 Based System





231161-30

Figure 11. Twisted Pair Connection

### Absolute Maximum Ratings\*

Ambient Temperature Under Bias . . . . 0°C to +70°C  
 Storage Temperature . . . . . -65°C to +150°C  
 Voltage on Any Pin With  
     Respect to Ground . . . . . -1.0V to 7V  
 Power Dissipation . . . . . 1.7 Watts

*\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**NOTICE:** Specifications contained within the following tables are subject to change.

### D.C. Characteristics ( $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ ; $V_{CC} = +5V \pm 10\%$ )

$\overline{TxC}$ ,  $\overline{RxC}$  have MOS levels (See VMIL, VMIH). All other signals have TTL levels (See VIL, VIH, VOL, VOH).

Symbol	Parameter	Min	Max	Units	Test Conditions
VIL	Input Low Voltage (TTL)	-0.5	+0.8	V	
VIH	Input High Voltage (TTL)	2.0	$V_{CC} + 0.5$	V	
VOL	Output Low Voltage (TTL)		0.45	V	$I_{OL} = 2.0 \text{ mA}$
VOH	Output High Voltage (TTL)	2.4		V	$I_{OH} = -400 \mu\text{A}$
VMIL	Input Low Voltage (MOS)	-0.5	0.6	V	
VMIH	Input High Voltage (MOS)	3.9	$V_{CC} + 0.5$	V	
ILI	Input Leakage Current		+10	$\mu\text{A}$	$0 = V_{IN} = V_{CC}$
ILO	Output Leakage Current		$\pm 10$	$\mu\text{A}$	$0.45 = V_{OUT} = V_{CC}$
ICC	Power Supply Current		380 280	mA mA	$T_A = 0^\circ\text{C}$ $T_A = +70^\circ\text{C}$

### A.C. Characteristics ( $T_A = 0^\circ\text{C}$ to $+70^\circ\text{C}$ ; $V_{CC} = +5V \pm 10\%$ )

#### System Clock Parameters

Symbol	Parameter	Min	Max	Units	Test Conditions
T1	CLK Cycle Period	125		ns	
T2	CLK Low Time	53	1000	ns	*5
T3	CLK High Time	53		ns	*6
T4	CLK Rise Time		15	ns	*1
T5	CLK Fall Time		15	ns	*2

**A.C. Characteristics** (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
--------	-----------	-----	-----	-------	-----------------

**Reset Parameters**

T6	Reset Active to Clock Low	20		ns	*3
T8	Reset Pulse Width	4T1		ns	
T9	Control Inactive After Reset		T1	ns	

**Interrupt Timing Parameters**

T10	CLK High to Interrupt Active		85	ns	*4
T11	$\overline{WR}$ Idle to Interrupt Idle		85	ns	*4

**Write Parameters**

T12	$\overline{CS}$ or $\overline{DACK0}$ or $\overline{DACK1}$ Setup to $\overline{WR}$ Low	0		ns	
T13	$\overline{WR}$ Pulse Width	95		ns	
T14	$\overline{CS}$ or $\overline{DACK0}$ or $\overline{DACK1}$ Hold After $\overline{WR}$ High	0		ns	
T15	Data Setup to $\overline{WR}$ High	75		ns	
T16	Data Hold After $\overline{WR}$ High	0		ns	

**Read Parameters**

T17	$\overline{CS}$ or $\overline{DACK0}$ or $\overline{DACK1}$ Setup to $\overline{RD}$ Low	0		ns	
T18	$\overline{RD}$ Pulse Width	95		ns	
T19	$\overline{CS}$ or $\overline{DACK0}$ or $\overline{DACK1}$ Address Valid After $\overline{RD}$ High	0		ns	
T20	$\overline{RD}$ Low to Data Valid		80	ns	*7
T21	Data Float After $\overline{RD}$ High		55	ns	*7

**DMA Parameters**

T22	CLK Low to DRQ0 or DRQ1 Active		85	ns	*4
T23	$\overline{WR}$ or $\overline{RD}$ Low to DRQ0 or DRQ1 Inactive		60	ns	*4

**NOTES:**

\*1—0.8V–2.0V

\*2—2.0V–0.8V

\*3—to guarantee recognition at next clock


\*4—CL = 50 pF

\*5—measured at 1.5V


\*6—measured at 1.5V

\*7—CL = 20 pF–200 pF


**A.C. TESTING INPUT/OUTPUT WAVEFORM**




**TTL Input/Output Voltage Levels for Timing Measurements**




**Clocks MOS Input Voltage Levels for Timing Measurements**



**Interrupt Timing (Going Active)**



Interrupt Timing (Going Inactive)



Reset Timing

### Serial Interface A.C. Timing Characteristics High Integration Mode

$\overline{TFC}$  is the crystal or serial clock input at pin 15 (X1).

$\overline{TFC}$  Frequency Range:

For Oscillator Frequency = 1 to 16 MHz (High)		
	× 8 Sampling	× 16 Sampling
$\overline{TCLK}$ Frequency	0.125 – 2 MHz	62.5 kHz – 1 MHz
T29 = $\overline{TCLK}$ Cycle Time	8 × T24	16 × T24
T30 = $\overline{TCLK}$ High Time	T24 (Typically)	T24 (Typically)
T31 = $\overline{TCLK}$ Low Time	7 × T24 (Typically)	15 × T24 (Typically)

For Oscillator Frequency = 0 to 1 MHz (Low)*		
	× 8 Sampling	× 16 Sampling
$\overline{TCLK}$ Frequency	0 – 0.125 MHz	0 – 6.25 kHz
T29 = $\overline{TCLK}$ Cycle Time	8 × T24	16 × T24
T30 = $\overline{TCLK}$ High Time	T25 (Typically)	T25 (Typically)
T31 = $\overline{TCLK}$ Low Time	7 × T24 + T26 (Typically)	15 × T24 + T26 (Typically)
*A non-symmetrical clock should be provided so that T25 is less than 1000 ns. T24 = Serial Clock Period T25 = Serial Clock High Time T26 = Serial Clock Low Time		

### High Speed Mode

- Applies for  $\overline{TxC}$ ,  $\overline{RxC}$
- $f_{max} = 5 \text{ MHz} \pm 100 \text{ ppm}$
- For Manchester, symmetry is required:  $T_2, T_3 = \frac{1}{2f} \pm 5\%$

### High Integration Mode

Symbol	Parameter	Min	Max	Units	Test Conditions
--------	-----------	-----	-----	-------	-----------------

#### External (Fast) Clock Parameters

T24	Fast Clock Cycle	62.5		ns	*1
T25	$\overline{TFC}$ High Time	20	1000	ns	*1, *14
T26	$\overline{TFC}$ Low Time	20		ns	*1
T27	$\overline{TFC}$ Rise Time		5	ns	*1
T28	$\overline{TFC}$ Fall Time		5	ns	*1

#### Transmit Clock Parameters

T29	Transmit Clock Cycle	500		ns	*3, *12
T30	$\overline{TCLK}$ High Time	*8	1030	ns	*3
T31	$\overline{TCLK}$ Low Time	*9		ns	*3
T32	$\overline{TCLK}$ Rise Time		15	ns	*3
T33	$\overline{TCLK}$ Fall Time		15	ns	*3

**High Integration Mode (Continued)**

Symbol	Parameter	Min	Max	Units	Test Conditions
--------	-----------	-----	-----	-------	-----------------

**Transmit Data Parameters (Manchester)**

T34	TxD Transition-Transition	4T24-10		ns	*12
T35	$\overline{\text{TCLK}}$ Low to TxD Transition Half Bit Cell		*11	ns	*2, *12
T36	$\overline{\text{TCLK}}$ Low to TxD Transition Full Bit Cell		*10	ns	*2, *12
T37	TxD Rise Time		15	ns	*2
T38	TxD Fall Time		15	ns	*2

**Transmit Data Parameters (NRZI)**

T39	TxD Transition-Transition	8T24-10		ns	*12
T40	$\overline{\text{TCLK}}$ Low to TxD Transition		*10	ns	*2, *12
T41	$\overline{\text{TxD}}$ Rise Time		15	ns	*2
T42	TxD Fall Time		15	ns	*2

**RTS, CTS, Parameters**

T43	$\overline{\text{TCLK}}$ Low To $\overline{\text{RTS}}$ Low		*10	ns	*3, *12
T44	$\overline{\text{CTS}}$ Low to $\overline{\text{TCLK}}$ Low CTS Setup Time	65		ns	
T45	$\overline{\text{TCLK}}$ low to $\overline{\text{RTS}}$ High		*10	ns	*3, *12
T46	$\overline{\text{TCLK}}$ Low to $\overline{\text{CTS}}$ Invalid. CTS Hold Time	20		ns	*4, *13
T47	$\overline{\text{CTS}}$ High to $\overline{\text{TCLK}}$ Low. $\overline{\text{CTS}}$ Setup Time to Stop Transmission	65		ns	*4

**IFS Parameters**

T48	Interframe Delay		*5	ns	
-----	------------------	--	----	----	--

**Collision Detect Parameter**

T49	$\overline{\text{CDT}}$ Low to $\overline{\text{TCLK}}$ High. External Collision Detect Setup Time	50		ns	*13
T50	$\overline{\text{CDT}}$ High to $\overline{\text{TCLK}}$ Low	50		ns	*13
T51	$\overline{\text{TCLK}}$ High to $\overline{\text{CDT}}$ Inactive. CDT Hold Time	20		ns	*13

**High Integration Mode (Continued)**

Symbol	Parameter	Min	Max	Units	Test Conditions
--------	-----------	-----	-----	-------	-----------------

**Collision Detect Parameters (Continued)**

T52	$\overline{\text{CDT}}$ Low to Jamming Start		*6	ns	
T53	Jamming Period	*7		ns	

**Received Data Parameters (Manchester)**

T54	RxD Transition-Transition	4T24		ns	*12
-----	---------------------------	------	--	----	-----

**Received Data Parameters (Manchester)**

T55	RxD Rise Time		10	ns	*1
T56	RxD Fall Time		10	ns	*1


**Received Data Parameters (NRZI)**

T57	RxD Transition-Transition	8T24		ns	*12
T58	RxD Rise Time		10	ns	*1
T59	RxD Fall Time		10	ns	*1

**NOTES:**


- \*1—MOS levels.
- \*2—1 TTL load + 50 pF.
- \*3—1 TTL load + 100 pF.
- \*4—Abnormal end to transmission:  $\overline{\text{CTS}}$  expires before RTS.
- \*5—Programmable value:  $T48 = \text{NIFS} \times T29$  (ns) NIFS—the IFS configuration value. If NIFS is less than 12, then it is enforced to 12.
- \*6—Programmable value:  $T52 = \text{NCDF} \times T29 + (12 \text{ to } 15) \times T29$  (if collision occurs after preamble).

- \*7— $T53 = 32 \times T29$
- \*8—Depends on T24 frequency range:  
High Range:  $T24 - 10$   
Low Range:  $T25 - 10$
- \*9— $T31 = T29 - T30 - T32 - T33$
- \*10— $2T24 + 40$  ns
- \*11— $6T24 + 40$  ns
- \*12—For  $\times 16$  sampling clock parameter minimum value should be multiplied by a factor of 2.
- \*13—To guarantee recognition on the next clock.
- \*14—62.5 ns minimum in Low Range.




**Write Timing**







Read Timing



DMA Request (Going Active)




DMA Request (Going Inactive)




231161-17

Transmit Timings: Clocks RTS and CTS




231161-18

Transmit Timings—Manchester Data Encoding




231161-19


Transmit Timings—Lost CTS




Transmit Timings—NRZI Data Encoding




Transmit Timings—Lost CTS




Receive Data Timings (Manchester)



Receive Data Timings (NRZI)



Transmit Timings—Interframe Spacing



Transmit Timings—Collision Detect and Jamming

**High Speed Mode**

Symbol	Parameter	Min	Max	Units	Test Conditions
--------	-----------	-----	-----	-------	-----------------

**Transmit/Receive Clock Parameters**

T60	$\overline{\text{RxC}}$ $\overline{\text{TxC}}$ Cycle	200	*13	ns	
T61	$\overline{\text{TxC}}$ Rise Time		10	ns	*1
T62	$\overline{\text{TxC}}$ Fall Time		10	ns	*1
T63	$\overline{\text{TxC}}$ High	80	1000	ns	*1, *3
T64	$\overline{\text{TxC}}$ Low	80		ns	*1, *3

**Transmit Data Parameters**

T65	TxD Rise Time		20	ns	*4
T66	TxD Fall Time		20	ns	*4
T67	$\overline{\text{TxC}}$ Low to TxD Valid		60	ns	*4, *6
T68	$\overline{\text{TxC}}$ Low to TxD Transition		60	ns	*2, *4
T69	$\overline{\text{TxC}}$ High to TxD Transition		60	ns	*2, *4
T70	TxD Transition— Transition	70			*2, *4
T71	$\overline{\text{TxC}}$ Low to TxD High (At the Transmission End)		60	ns	*4

**RTS, CTS Parameters**

T72	$\overline{\text{TxC}}$ , Low to RTS Low Time to Activate RTS		60	ns	*5
T73	$\overline{\text{CTS}}$ Low to $\overline{\text{TxC}}$ Low CTS Setup Time	65		ns	
T74	$\overline{\text{TxC}}$ Low to RTS High		60	ns	*5
T75	$\overline{\text{TxC}}$ Low to $\overline{\text{CTS}}$ Invalid	20		ns	
T75A	$\overline{\text{CTS}}$ High to $\overline{\text{TxC}}$ Low CTS Set-up Time to Stop Transmission	65		ns	*7

**Interframe Spacing Parameters**

T76	Inter Frame Delay	*9		ns	
-----	-------------------	----	--	----	--

**CRS, CDT, Parameters**

T77	CDT Low to $\overline{\text{TxC}}$ High External Collision Detect Setup Time	45		ns	
T78	$\overline{\text{TxC}}$ High to CDT Inactive CDT Hold Time	20		ns	*14
T79	$\overline{\text{CDT}}$ Low to Jamming Start		*10	ns	
T80	Jamming Period	*11		ns	
T81	$\overline{\text{CRS}}$ Low to $\overline{\text{TxC}}$ High Carrier Sense Setup Time	45		ns	*14
T82	$\overline{\text{TxC}}$ High to $\overline{\text{CRS}}$ Inactive CRS Hold Time	20		ns	*14

**High Speed Mode** (Continued)

Symbol	Parameter	Min	Max	Units	Test Conditions
--------	-----------	-----	-----	-------	-----------------

**CRS, CDT, Parameters** (Continued)

T83	$\overline{\text{CRS}}$ High to Jamming (Internal Collision Detect)		*12	ns	
T84	$\overline{\text{CRS}}$ High to $\overline{\text{RxC}}$ High. End of Receive Packet	80		ns	
T85	$\overline{\text{RxC}}$ High to $\overline{\text{CRS}}$ High. End of Receive Packet.	20		ns	

**Receive Clock Parameters**

T86	$\overline{\text{RxC}}$ Rise Time		10	ns	*1
T87	$\overline{\text{RxC}}$ Fall Time		10	ns	*1
T88	$\overline{\text{RxC}}$ High Time	80		ns	*1
T89	$\overline{\text{RxC}}$ Low Time	80		ns	*1

**Received Data Parameters**

T90	RxD Setup Time	45		ns	*1
T91	RxD Hold Time	45		ns	*1
T92	RxD Rise Time		20	ns	*1
T93	RxD Fall Time		20	ns	*1

**NOTES:**

\*1 — MOS levels.

\*2 — Manchester only.

\*3 — Manchester. Needs 50% duty cycle.

\*4 — 1 TTL load + 50 pF.

\*5 — 1 TTL load + 100 pF.

\*6 — NRZ only.

\*7 — Abnormal end to transmissions:  $\overline{\text{CTS}}$  expires before  $\overline{\text{RTS}}$ .

\*8 — Normal end to transmission.

\*9 — Programmable value.

T76 = NIFS × T60 (ns)

NIFS - the IFS configuration value.

If NIFS is less than 12, then NIFS is enforced to 12.

\*10 — Programmable value:

T79 = NCDF × T60 + (12 to 15) × T60 (ns) (if collision occurs after preamble).

\*11 — T80 = 32 × T60

\*12 — Programmable value:


NCSF × TTRC + (12 to 15) × TTRC

T83 = NCSF × T60 + (12 to 15) × T60


NCDF - collision detect filter configuration value.

\*13 — 2000 ns if configured for Manchester encoding.


\*14 — To guarantee recognition on the next clock.



Transmit Data Waveforms



Receive Data Waveforms (NRZ)



Receive Data Waveforms



# Build a VLSI-based workstation for the Ethernet environment

*In a shared-resources, distributed-system environment,  
you can design a compact computer system using the  
latest chips to keep network node component count  
low and operations at hard-disk speeds.*

**Michael Webb, Intel Corp**

---

Early distributed minicomputer systems used a variety of dissimilar networking methods, services and expansion provisions. As  $\mu$ C-based workstations invade the business environment, the need arises for standardized local networking that can quickly transfer information and make optimum use of shared resources. You can build an Ethernet workstation that's relatively simple and inexpensive by configuring a network using the system, hardware and software considerations described in this article.

Choosing Ethernet as the network environment makes good sense. For example, Ethernet makes it possible to share large, high-speed, remote file facilities and thus minimize or even eliminate the need for disk storage at the workstation. Similarly, you can eliminate printers at most stations by sharing higher quality printers that provide automatic print spooling and such special features as graphics with text and electronic typesetting.

These remote high-quality services are possible because Ethernet permits rapid, 10M-bps data transmission with even a large number of network users, and sharing makes the services cost effective. This shared approach to overall system configuration allows you to build a compact, high-performance workstation that is optimal for a local-area-network (LAN) environment.

Although most major components used in this

workstation are Intel parts, many are available from second sources. You can substitute other parts with some design adjustment. For example, you can use a high-speed 68000 CPU. Its system interface is more complex, and the total parts count would increase. In the design described, the total component count can be fewer than 75 ICs, even with 256k bytes of 64k-bit dynamic RAM (32 ICs).

## A system overview

Fig 1 shows an Ethernet workstation configured without disk drives or a printer. The two JEDEC 28-pin EPROMs that reside on the system bus store bootstrap, diagnostic and utility programs. The bootstrap program locates the correct file server on power-up and downloads the operating system over the net. File accesses to remote file servers depend on Ethernet speed to keep performance at the level experienced when hard disks are dedicated to a single workstation. With large system memory, say, 256k bytes with 64k RAMs or 1M byte with 256k RAMs, large applications programs and data files can reside in the workstation once loaded over the network.

Of course, to connect to the network, the workstation needs an Ethernet interface. This formerly required a board of MSI devices and one or more DMA channels. Today, a dedicated LAN coprocessor combined with an Ethernet serial interface chip can provide the complete Ethernet interface. An 82586 LAN coprocessor, which

## Available shared LAN resources provide lower cost workstations

implements the full Ethernet specification and is compatible with the IEEE 802.3 LAN standard, provides buffer management both concurrently and in real time so that you can take full advantage of Ethernet performance.

Using a dual-port memory system permits the various system processors to share as much as 1M byte of 150-nsec dynamic RAM, which runs at 8 MHz, without any wait states. One memory port is tied to the system bus, while the other port is tied to a display system through a multiplexed bus. Using this dual-bus arrangement offloads the system bus from such tasks as screen refresh.


The dual-channel communications controller has two serial I/O channels, each of which can be configured for a different protocol; one of its ports is used for the workstation's keyboard, and the other channel supports a local modem interface. The keyboard contains a battery-backed CMOS single-chip microcontroller (80C51) that controls the keyboard, has an interface for a mouse or digitizing pad and maintains semipermanent system configuration and real-time clock information even when the system is powered down.

The logic needed to read and execute high-level

Ethernet communications tasks is in the LAN coprocessor. It accesses the Ethernet through a serial interface chip and a transceiver (Fig 2). The interface between the serial interface chip and the transceiver requires a crystal clock and a few capacitors and resistors.

The hardware interface between the LAN coprocessor and CPU (Fig 3) is even more straightforward, requiring only an inverter and transistor. The LAN coprocessor, which has the same pin configuration as the CPU, resides on the multiplexed CPU bus. To gain control of this bus, the LAN coprocessor uses its Hold/Hold Acknowledge (HOLD/HLDA) lines, which are directly wired to the CPU. The LAN coprocessor and CPU share a set of octal noninverting address latches and transceivers, through which they access the system bus and communicate with system memory. All commands and status concerning the Ethernet link are exchanged between the two through this memory.

The dual-port controller, through which system memory is accessed (Fig 4), gives priority to Port A, the port shared by the CPU and LAN coprocessor, thereby minimizing latency when receiving an Ethernet packet. This arrangement allows time for the



**Fig 1—Consisting of four main subsections—a network-interface control system, CPU, dual-port memory system and display controller—this Ethernet workstation relies on VLSI parts for high-speed performance. EPROM memory contains the bootstrap program that gets the system onto the net at power-up, while the dual-channel controller provides a keyboard interface and modem communication.**

## VLSI reduces a board of components to a single coprocessor chip

workstation to receive a maximum-size Ethernet packet, while the text coprocessor, which resides on Port B of the memory controller, simultaneously fills a display buffer. By using a dual-port memory controller, you also shift the overhead incurred in filling a display buffer away from the main system bus, freeing it for other application tasks, such as communicating via the modem.

Because high-quality, low-cost printing is to be a network resource, your workstation should let you generate documents with different type fonts and graphics. A text display of 25 lines×132 characters and proportional-spacing capability is suitable for most business applications. Integrating a text coprocessor into the display system (Fig 5) makes sense because it can generate the proportionally spaced text using an LSI video interface component. Add a character generator and three latches for synchronization, and the display interface is complete.

Concurrent display of data from different files in separate areas of a CRT screen, called windows, has proven desirable in business applications and should be part of any modern workstation. In the past, hardware support for multiple windows was available only in \$10,000-and-up workstations. A text coprocessor with on-chip DMA simplifies list-based manipulation of multiple overlaid text windows, as used with the Xerox Star and Apple Lisa workstations.

### Looking at bandwidth realities

Considering the memory-intensive nature of this design, sufficient bandwidth in the dual-port memory system is a key factor. There must be sufficient bandwidth to support the data-rate requirements for display refresh. At the same time, the LAN coprocessor must be able to access memory frequently enough during packet reception or transmission to avoid overrun or underrun in its on-chip FIFO buffers.




Fig 2—A serial interface chip (82501) provides a path from LAN controller to cable transceiver. Its six outputs correspond with the six major signal lines of the 8-wire Ethernet cable. The remaining two lines are for dc power and return.

## An Ethernet workstation should support windows

To refresh a video display, you must fill the row buffer once for each character row displayed. If you use a display with 14 scan lines per character row, you can generate characters in a 9×14-character cell, which provides good character definition. Assuming that it takes 49 μsec to write a line (this timing depends on monitor selection), it would take 686 μsec to display a single row of characters.

If the text coprocessor must wait during every memory access for the LAN coprocessor or CPU to complete a cycle, and Port A of the dual-port controller has priority, then the worst-case memory-access time would be approximately 800 nsec per word. With 132 words per row and 20% overhead for string and pointer manipulation, 126.72 μsec are needed to fill the next row buffer. This is easily within the display refresh requirements, because 686 μsec are required to display a row. Because the text processor has dual row buffers, it makes no bus accesses 81% of the time and still provides continuous screen refresh.

When receiving packets from the Ethernet, the LAN coprocessor takes charge of the bus for the time

required to store two maximum-size packets (1518 bytes each) that can arrive with a minimum interframe spacing of 9.6 μsec (the worst-case situation defined in the Ethernet specification). The LAN processor uses the 9.6-μsec gap between frames to set up pointers to the next free buffer. Without an intelligent controller, this time would be insufficient to prepare for the next frame.

Data arrives over the Ethernet at 800 nsec per byte. At 800 nsec per byte multiplied by 3036 (2×1518) bytes, it takes 2.4288 msec to receive these frames. During this time, for 126.72 μsec of every 686 μsec, the text coprocessor is contending with the LAN coprocessor for data to load its row buffers. Under worst-case conditions, the LAN processor can write a word every 800 nsec during this contention interval; without contention, it can write a word every 400 to 450 nsec. Either way, there is plenty of time to store data coming in at 1600 nsec per word.

In fact, the LAN processor in this system can continuously store incoming packets with the minimum interframe spacing as long as receive-buffer space is




Fig 3—For the core of an Ethernet workstation, an 80186 μP is teamed with an 82586 LAN controller to provide computational power and network communication, respectively. The units share the local CPU bus. No random logic is needed to interface them because they have identical interface structures and timing requirements.





Fig 4—The memory system has two ports tied to the system bus and the memory bus, which communicate with the display. Offloading display-memory accesses keeps the system bus open for Ethernet operations and user applications.



D = BB505 VARACTOR DIODE OR EQUIVALENT

Fig 5—For the CRT subsystem, the 82730 and 82731 convert bytes from the workstation bus to characters on a 25-line×132-character CRT screen. The text coprocessor also handles multiple windows.

## Providing dual-ported memory offloads the system bus


available in memory. At the same time,  $\frac{1}{3}$  to  $\frac{1}{2}$  of the bus bandwidth is still available for the CPU to continue program execution. In previous systems, program execution virtually stopped while high-bandwidth peripherals are using the bus. Because both peripherals are coprocessors, they run asynchronously and concurrently with other system activity.

With plenty of leftover bandwidth, the two DMA channels on the CPU can be used to add efficiency and performance to the dual-channel communications controller. Data from the keyboard-input buffer is transferred to the CPU via DMA, and the other DMA channel makes possible a 64k-baud synchronous or HDLC modem link on the communications controller's other port. Baud-rate timing for the two channels is generated using two of the CPU's three on-chip timers.

The CPU also directly generates chip selects, channel attentions and wait states for the system peripherals. The CPU's on-chip interrupt controller services interrupt inputs from the LAN coprocessor, text coprocessor, communications controller and other peripherals.

### The software relationship

Most of the system's hardware relationships are easily grasped, but a firm understanding of the software architecture is essential to building an opti-



**Fig 6**—Seen from a software perspective, the LAN coprocessor looks like Receive and Command units. When receiving data packets from Ethernet, the coprocessor converts them from serial form and places them in frame area locations it manages within the memory system. The CPU directs the coprocessor using handshake lines and messages left in the shared-memory system's command-block list.


num workstation. Fig 6 shows how the LAN coprocessor interacts with the system from a software point of view. Receive and Command units are software constructs rather than physical segments of the LAN coprocessor; in reality, the same hardware performs both functions.

As previously noted, all communications between the CPU and the LAN coprocessor occur in system memory. The CPU builds a command block, stores it in memory, updates the command-block list and then activates channel attention to get the LAN coprocessor to look at the command-block list for one or more new commands. If requested by the command block, the LAN coprocessor interrupts the CPU on completion of one or more commands.

The focal point for all interaction is the system control block (Fig 7). This data structure contains chip status, pointers to the command-block list and receive-frame areas, and universal statistics on faults such as CRC errors and alignment errors.

Both the command-block list and receive-frame area use the same concept, or model, to manage data buffers for either transmission or reception. The buffer management model employs one or more arbitrarily sized buffers to construct each data frame. Pointers control and access the buffers, and linked lists manipulate them.

This model offers distinct advantages over more primitive approaches. Allowing the physical buffers to be arbitrary sizes gives the system designer maximum flexibility in selecting the buffer size and in allocation methods. Because you can locate the memory for these buffers anywhere in the 16M-byte address space, this buffer management support simplifies the task for the



**Fig 7**—A special memory block, the system control block, serves as a bulletin board whereby the CPU and LAN controller communicate. The system control block holds control and status information pointers to the command-block list, where the CPU stores instructions for the LAN coprocessor, and the receive-frame area, where data from the Ethernet is stored by the LAN coprocessor. The block also contains error information of interest to the CPU.

## The CPU and LAN coprocessor communicate through shared memory

operating system's dynamic memory-allocation scheme. Communication buffers for the LAN coprocessor are dynamic by definition.

A buffer needn't be the size of the largest frame ever expected; it can be any convenient size. If a frame larger than the selected size arrives, the LAN coprocessor automatically allocates as many buffers as necessary to contain the frame, and updates the pointers and links to indicate where the frame starts and which buffers are occupied by the frame.


This flexible buffer size avoids the waste of large, dedicated buffers for receive frames when most of the frames actually received are much smaller than the maximum size (ie, are control frames rather than data frames). Also, this automatic buffer chaining of receive data increases communications performance and efficiency; even if several frames arrive before the CPU is free to examine incoming data, the workstation seldom, if ever, misses a frame addressed to it.

The effectiveness of this buffer management scheme is

perhaps best understood by examining what happens when a packet comes in from Ethernet. The LAN coprocessor's Receive section handles all frame reception activities. It manages a pool of memory space—the receive-frame area (Fig 8)—using the receive-frame and free-frame lists.

Within each list are receive-frame descriptors (RFDs) that contain status data and pointers. The RFDs in the receive-frame area point both to the first buffer that has been filled with received data, and to the first RFD of the free-frame area. The CPU can organize the pointers in linear, random or circular fashion. Once a pointer structure is adopted, the LAN coprocessor allocates buffers and maintains the proper linkage automatically.

When the LAN coprocessor begins receiving a frame, it uses the first RFD in the free-frame list to hold status and information concerning the frame, and then allocates and links in as many free buffers as necessary to contain the frame data. The linking



**Fig 8—Received packets** are stored in a receive-frame area consisting of two linked lists—the receive-frame list and free-frame list. The LAN coprocessor pulls into the receive-frame list as many buffers of any size as needed to store an incoming packet. Buffers used are pointed to by receive-frame descriptor (RFD) and receive-buffer descriptor (RBD) blocks. The variable-size message block saves memory, with packets stored according to actual size rather than maximum size.

process is accomplished using a receive-buffer descriptor (RBD) to point to the next buffer containing contiguous data.

Once frame data is complete, the LAN coprocessor writes the frame status into the associated RFD and the actual count of valid data into each RBD used by the frame. It then flags the last RBD used to contain the frame and updates the first RFD on the free list to point to the first free RBD. All this is done in time to catch a second frame sent to the workstation address, if one is transmitted immediately following completion of the previous frame using Ethernet's 9.6- $\mu$ sec minimum frame spacing.

In effect, the LAN coprocessor can receive continuous data packets from the network as long as buffer space remains available. This is achieved by dedicating a complete microcoded machine in the LAN coprocessor to generating buffer management primitives, and giving this machine DMA control to speed its bus requests. No DMA setup or control is needed from the CPU, reducing overhead and simplifying the system.

Data transmission is accomplished in a similar fashion. To transmit a frame over the Ethernet via the LAN coprocessor, the CPU constructs a command block (Fig 9). Included in this command block is a pointer to a buffer descriptor, which points to one or more buffers containing the data to transmit.


If more than one buffer is used, the LAN coprocessor automatically links the buffers together as it transmits the frame. In addition, the LAN coprocessor automati-

cally inserts the frame preamble, source and destination addresses, type field, and CRC during the transmission process. The CPU can choose to be interrupted following the transmission of one frame, or it can link together several transmission requests and be interrupted following the final frame transmission.

**EDN**

## References


1. Metcalf, R M, and Boggs, D R, "Ethernet: Distributed Packet Switching for Local Computer Networks," *Communications of the ACM*, Vol 19, No. 7, July 1976, pp 395-403.
2. Shoch, J F, and Hupp, J A, "Performance of an Ethernet Local Network: A Preliminary Report," *Proceedings of the Local Area Communications Network Symposium*, May 1979, pp 113-124.
3. Tobagi, F A, "Message-based priority functions in Multiaccess/Broadcast Communications Systems with carrier sense capability," *Stanford University Electronic Labs Technical Report*, No. 181, October 1979.
4. Digital Equipment Corp, Intel Corp, and Xerox Corp, "The Ethernet Specification," Ver 2.0, November 1982.



**Fig 9—The system control block points at the command block containing instructions from CPU to LAN controller concerning a transmission. These include control information, a link to the next command, a pointer to a transmit-buffer descriptor, the packet's destination address and the type of field it contains. The command area is organized similarly to the receive-frame area.**

## Author's biography

**Michael Webb** is a regional applications specialist for Intel Corp (Dallas, TX), where his primary job is to help customers define architectures and designs for distributed systems, such as the Ethernet system described in this article. No stranger to Ethernet, Mike previously worked at Xerox Corp in the Office Products Div where he was engineering manager for Ethernet communications software. Mike's hobbies include devising game software and chess.



INTEL CORPORATION, 3065 Bowers Ave.  
Santa Clara, CA 95051; Tel. (408) 987-8080

INTEL INTERNATIONAL CORPORATION Ltd.  
Swindon, United Kingdom; Tel. (0793) 488 388

INTEL JAPAN k.k., Ibaraki-ken; Tel. 029747-8511

Printed in U.S.A./D-4043/10K/9-84/SCP/PM  
peripherals



September 1984

# **VLSI Solutions for Tiered Office Networks**

**BOB DAHLBERG AND CHARLES GOPEN**



# VLSI SOLUTIONS FOR TIERED OFFICE NETWORKS

## CONTENTS

PAGE

Introduction .....	1
The Tiered Network Model .....	1
Applications and Tiers .....	2
Evolution Scenarios .....	2
VLSI and the LAN Backbone .....	4
VLSI for the Human Interface Tier .....	5
CheaperNet .....	5
1 Mbps CSMA/CD LAN .....	5
Voice/Data PBX .....	6
Conclusion .....	6
References .....	6

## APPENDIX A

<b>INTEL LAN SOLUTIONS</b> .....	A-1
The 82586 LAN Coprocessor .....	A-1
The 82501 Ethernet Serial Interface .....	A-1
iNA Transport Software .....	A-2
Transport Services .....	A-2
Network Management Services .....	A-2
User Environment .....	A-2

## Introduction

Local area networks, or LANs, were developed as a response to the development of distributed intelligence. In the past decade the performance/price ratio of microprocessors has increased well over 1000 fold. It is these low cost microprocessors that have enabled computational capability formerly residing in a centralized computer to be placed on users' desks. However, the cost of computer peripherals (such as letter quality printers, Disk memories, and communication servers) has not dropped in a similar fashion (because of high electro-mechanical content). Also, there is an increasing need to share timely and accurate information among users in a business setting. LAN technology is the solution to these problems by allowing users to share the cost of peripherals and access common data bases.

As LANs begin to proliferate, it is becoming clear that no single network type can cost effectively meet all office users' requirements. Some applications require high data rates; for example, real time graphic display information. Other applications require the lowest cost per connection; for example, data entry terminals. This fundamental tradeoff between performance and cost drives the evolution of a tiered network architecture for the office. A model based on tiered network architecture predicts that user workstations within a department will be clustered together, and that these clusters will be interconnected through a LAN Backbone network.

Today these two types of networks (cluster and LAN Backbone) can be realized by using available VLSI technology. Intel's 82586 LAN Coprocessor supports LAN Backbone technologies such as IEEE 802.3/Ethernet. The 82586 also supports the cluster networks by realizing 1 Mbps CSMA/CD networks. 1 Mbps networks are significantly cheaper than LAN Backbone networks because lower cost cabling and electronics can be used, and fewer repeaters are required between cable segments. In the future, PBXs will play an important role in this clustering tier as true two wire voice/data communication becomes a reality.

## The Tiered Network Model

An office network can be thought of as consisting of three performance tiers. End users can optimize their network cost/performance ratio by building up networks with different performance attributes.

The Three Tier Network Model is shown in Figure 1. Tier 1, the highest performance tier, is referred to as the *Computer-to-Computer tier*. A network in this tier is characterized by a very high data rate, 50 to 100 Mbps. Solutions for this tier take the form of loops or rings and even fiber optics. An example of this type of network is Network Systems' Hyperchannel.

Tier 2, the *LAN Backbone*, is a high performance tier generally operating in the 10 Mbps data rate range and cover a distance sufficient for a single building. An example of this kind of network is the IEEE 802.3/Ethernet. This tier is the main highway over which information travels throughout a building connecting expensive peripherals (e.g. laser printers and file servers) to end users located in the clustered tier.

Tier 3, or the *Human Interface tier*, is characterized by the clustering of end user workstations. Networking capability in this tier exhibits the most cost sensitivity because the workstations themselves are numerous and low cost (\$500 for a terminal to \$3000 for a personal computer). Fortunately humans can tolerate display screen latencies of 0.5 to 1 second that lower bit rates provide. These lower bit rates enable low cost networks to be realized. The need for low cost is the reason why data rates in this tier are generally 1 Mbps or less. Examples of Tier 3 networks are personal computer networks such as Orvus Systems' Omnet, Orchid Technology's PCnet, Nestar's Plan Series and IEEE 802.3 Star LAN.

Voice/data PBXs will play an important role in Tier 3. Telecommunication suppliers have a big advantage in the office in that almost everyone has a phone on his desk. Today users take advantage of this installed network capability through modems. PBX manufacturers have already begun to make cluster products available in the form of voice/data PBXs. The data rates offered are 19.2 to 64 kbps in addition to voice, which is sufficient for terminal applications. These manufacturers are already reducing the terminal/station apparatus footprint size by offering teleterminal (combined terminal and phone) products.




Figure 1. Three Tier Network Model

The tiered network model is analogous to a road system. Tier 1 is the 10 lane freeway in a major metropolitan area. This highway is responsible for moving very large volumes of traffic. This type of highway is very expensive to build, but the traffic volume warrants it. Tier 2 can be thought of as an Interstate Highway in which a large amount of traffic can be transported over long distances. Tier 3, or the Human Interface tier, can be thought of as the streets within a city which interconnect onto the interstate highway. In this scheme, no single user has a freeway butting up to his driveway; in a similar fashion no user is connected to a Tier 1 network. This tiered approach maximizes the performance of Tier 2, because most of the Tier 3 traffic stays within Tier 3; just as farm tractors primarily stay on dirt roads, not super highways.

Another way to view the model is to draw an analogy to microprocessors. To meet the requirements of diverse applications there are 4-bit, 8-bit, 16-bit and 32-bit processors available. Nobody questions that a 32-bit microprocessor is overkill for a microwave oven. In a similar fashion no single network can cost effectively solve the problems of each networking need. It is through this tiered approach that users achieve the best cost/performance ratio for moving vehicle traffic.

## Applications and Tiers

This model can be mapped into application performance requirements found in the office. Figure 2 shows a graph of cost and performance for various applications. Experience has shown that end users are willing to pay no more than 10 to 15 percent of their system cost in order to obtain data communication capability; this percentage is an important assumption.

Application data rate requirements can be placed into three groups analogous to the three tiers of Figure 1. At the very high end is the computer-to-computer communication requirements, in which end users will spend \$50k to \$60k per connection.

At the high end is the CAD/CAM user requirements in which very expensive peripherals such as electrostatic plotters and disks need to be shared. The cost of an Ethernet connection, \$1k to 1.5k, is very affordable at this tier.

At the lowest end is the terminal and personal computer requirements. This application space spans a wide spectrum of performance requirements. At the low end, data entry can tolerate very low data rates with not much performance degradation, and consequently is the most cost sensitive. Using modems as a benchmark, users are willing to pay upwards to \$450 for a 1200 bps serial connection. At the higher end, resource sharing and graphic requirements for PCs require in the range of 1 Mbps. Popular personal computer LANs cost \$500 to \$1000 per connection (not including wiring cost).

Networking at Tier 3 provides an overall lower cost solution because the cost of the network is less than the cost of each user having his own peripheral. This observation is validated in that a major trend in the market place today is diskless workstations.

It is the wide range of personal computer and terminal data rate requirements that make the Tier 3 the most interesting. It is possible for a user to spend too much for performance he will not use. In fact, for personal computer networks, bit rate is not the major limitation, rather it is the restrictions of electro-mechanical peripherals such as Winchester disks and software overhead on the local CPU that cannot keep up with 1 Mbps *continuous* (as opposed to bursty) data rates.

## Evolution Scenarios

Two scenarios have been developed to explain how a tiered network will be realized in the real world. Scenario 1, the local optimization scenario, assumes that departments within an organization will make their networking decision in isolation.

In this scenario the particular application requirements of a department are very well known. For example, an Engineering department has very high data rate requirements to support its CAD environment; whereas Sales has low data rate requirements for their order entry and order inquiry needs. Because the applications are well known, a decision can be made quickly on which network to purchase. Departmental budgets usually can cover the costs of these networks, so approval of a higher authority is not required. The result is that each department will develop its own cluster network (Tier 3).




Figure 2. Application Performance Spectrum

However, over time many departments will develop their own cluster tier; each department will realize they have a need to interconnect among each other. For example, the Marketing department may have to access cost information from the Finance department as well as last month's order rate from Sales. When cluster-to-cluster communication requirements become important, the company will make a conscious decision to provide interconnect capability. This interconnect capability is realized through the LAN Backbone. A growing concern is whether gateways/bridges will exist. This concern leads to Scenario 2.

Scenario 2, the global optimization scenario, occurs when the users make a conscious decision to solve their

networking requirements at one time. In this scenario, the decision is centralized because it impacts the entire operation or company. The advantage of this approach is built-in compability to interconnect the users. However, at this time the decision can be very difficult because the technology is not stable, and user requirements are not fully understood.

In this scenario the Tiered Network model predicts that clustering will occur as well. For example, it will not be cost effective for each user to connect onto an Ethernet cable (\$1500 cost). Thus, each department will have a cluster optimized for its particular application interconnecting through a LAN Backbone.

To summarize, we can see that there is no single network that solves all user problems. Whether a user optimizes locally or globally, clustering is likely to occur. Each end user group will have a cluster that is optimized for its particular application requirements. It is through this clustering with interconnection through a LAN Backbone that end users will realize the most cost effective network.

### VLSI and the LAN Backbone

The IEEE 802.3/Ethernet standard has gained wide acceptance by a number of system suppliers. IEEE 802.3's popularity has been driven primarily by its acceptance by major minicomputer manufacturers, the approved IEEE specification itself, and the availability of low cost VLSI controller chips. From a technical viewpoint, the IEEE 802.3 shares the benefits of Carrier Sense Multiple Access/Collision Detection, CSMA/CD, technology. These benefits are:

1. Proven technology. Ethernet has been in use since 1975 by Xerox. The technology is well-understood, and has resulted in the IEEE standard.
2. Performance. Elimination of the centralized (or hierarchical) control network communications results in

greater efficiency and bandwidth utilization and shorter delay in getting the message to its destination.

3. Reliability. The CSMA/CD media access method enables the network to operate without central control or switching logic. If a station on the network malfunctions, it does not affect the ability of other stations to intercommunicate.
4. Easy expansion. The passive, distributed nature of a CSMA/CD network permits easy expansion. Stations can be added to the existing network without reinitialization of all the other stations. Such capability supports future growth requirements through simple expansion of the network.

Figure 3 shows the basic building blocks for an IEEE 802.3/Ethernet system and how it relates to the International Standards Organization (ISO) Open Systems Interconnect model for networking. Basic components consist of a coaxial cable for transmission media, a transceiver to transmit and receive signals that come over the media and detect collisions, a transceiver cable to connect the data terminal equipment to the transceiver which allows flexibility of the location of the terminal, and a controller board.




Figure 3. Ethernet Data Link and Physical Links

Today, Intel supplies VLSI for the controller board function. Intel's 82586 LAN Coprocessor performs the IEEE 802.3 data link functions *without any CPU involvement*:

- \* frame assembly/disassembly
- \* handling of source and destination addressing
- \* detection of physical channel transmission errors
- \* CSMA/CD network link management
  - collision detection
  - backoff and retransmission after a collision

In addition the 82586 supports the designer with diagnostic capability to make system design easier. For example DMA underrun and overrun errors, frames that are received in error, and number of deferrals are reported. Loopback capability is allowed to facilitate self diagnostics. These capabilities are performed without any involvement from the host CPU.

Intel's 82501, Ethernet Serial Interface, performs Manchester encoding and decoding of the data and timing information.

More details on operation and design support capabilities of the 82586 are included as an appendix to this paper.

## VLSI For The Human Interface Tier

From a technology viewpoint, the Human Interface Tier is an interesting one. Traditional computer manufacturers and PBX manufacturers are providing solutions that leverage their traditional strengths. Computer manufacturers are providing solutions via LANs based on their data communications expertise. PBX manufacturers, on the other hand, are beginning to offer voice/data PBXs. While these are two competing technologies, both suppliers realize they do not have the complete solution. Minicomputer and PBX manufacturers have cooperated in developing the standard "Computer-to-PBX" interface. These technologies are discussed in greater detail below:

## Cheapernet

Within the IEEE 802.3 committee is a subgroup defining a lower cost version of Ethernet called Cheapernet (also known as Thin Ethernet or Skinny Ethernet). *Cheapernet maintains Ethernet's 10 Mbps data rate*, but cost is reduced through a lower cost cabling scheme. Ethernet's yellow cable, cable tap box, and transceiver drop cable are replaced by low cost RG58 CATV coaxial cable. The Ethernet transceiver function is located within the terminal itself. The coax cable is attached directly to the terminal through a T-connector. Installation does not require a specialized craft person to install.

While this approach is lower in cost than Ethernet, it has two limitations. First, the segment length is restricted to 185 meters. For the office this distance limitation requires the use of repeaters that increase the cost and reduce system reliability. Second, the cable/terminal (ground) isolation scheme is the same as for Ethernet which requires D.C. isolation between the transceiver and the terminal (because of ground). This isolation scheme limits the potential cost reduction because it does not allow integrating the transceiver, encoder/decoder and controller functions into a single chip. Ethernet/Cheapernet require DC/DC converters to the transceiver.

## 1 Mbps CSMA/CD LAN

Today there are a number of personal computer network products that are unique to a single vendor. These networks lack the ability to electronically (physical link) interconnect, much less have compatible software link among other vendors. These networks are characterized by bit rates in the 1 Mbps area and are generally of the CSMA variety. In an effort to see a standard emerge in this area, Intel is working with AT&T, Wang, Tandem, Toshiba, and others to arrive at a 1 Mbps standard within the IEEE 802.3 committee.

1 Mbps networks offer a lower cost of connection than do 10 Mbps networks. First, cabling cost can be reduced by using low cost CATV coax, or twisted pair wire. Second, the length of cable segments can be much greater for 1 Mbps than in 10 Mbps technologies: going from less than 200 meters in Cheapernet, to 500 meters for Ethernet to over 1000 meters for 1 Mbps CSMA/CD. Longer cable segments mean few repeaters are needed on the network. Third, is that 1 Mbps networks allow VLSI interface costs to be reduced significantly. For 1 Mbps networks, it is possible with available technology to cost effectively integrate the controller function with the serial interface function and the transceivers into one chip. This level of integration is not achievable in Ethernet/Cheapernet networks because the transceiver chip and serial interface chip are electrically isolated through transformers as mentioned above.

A concern is that 1 Mbps may not offer adequate performance for personal computer applications. The performance of 1 Mbps networks, such as Omnet and PCnet, is not limited by the serial bit rate, but rather electro-mechanical peripherals, particularly Winchester disk access time. Network performance (as measured by the time required for many users to download a common file) can be significantly (3-4 $\times$ ) improved by using "RAM Disks" within the file server. RAM Disks are really extensions of the file server's local RAM memory that can hold commonly accessed files (such as a spread sheet program or BASIC language). Several personal computer network vendors already have these products available.

1 Mbps CSMA/CD networks can be cost effectively realized using the 82586 LAN Coprocessor from Intel. The 82586 is unique among present LAN controllers in that data rates and CSMA/CD network parameters (slot time, back-off priority, framing, etc.) are programmable. This programmability allows the 82586 to be used as a 1 Mbps controller. The advantage of this approach is that software developed for Ethernet workstations can be immediately transferred to 1 Mbps networks because the system interfaced to the 82586 remains the same. Available 1 Mbps Manchester encoder/decoders and a low cost discrete transceiver complete the 1 Mbps physical interface. Future cost reductions can be realized by integrating the controller and Manchester encoder/decoder and transceiver functions onto a single chip.

## Voice/Data PBX

Many PBX manufacturers are touting voice/data capability. This capability usually takes the form of four wire systems in which voice and data are carried over separate twisted wire pairs. The data rates generally are 19.2 kbps or 56 kbps, depending on the asynchronous and synchronous nature of the data. Fourth generation PBXs, some using two wires, are beginning to enter the market now and will continue through the 1980's. Even these products have data rates ranging from 64 to 128 kbps, although 256 kbps for data is talked about. These data rates are adequate only for the Human Interface Tier.

Presently PBX manufacturers are focusing on the terminal application market as indicated by the numerous IBM 3270 interfaces offered. A 19.2 kbps data rate is more than adequate for data entry, data inquiry and editing applications. It is not clear whether this data rate is adequate for personal computers. Certainly for a personal computer working in an editing type environment, this performance is adequate. The PBX may not be adequate for applications that require heavy use of file access, file transfers and graphics.

Intel currently offers a family of components specifically designed to facilitate the design of voice/data PBXs. At the heart of the system is the 2952 Integrated Line Card Controller. This device supports 8 analog or digital subscribers simultaneously. It includes an interface to 2 PCM highways and 1 HDLC control highway. Analog subscribers interface to the 2952 through the 29C51 high feature CMOS combo. The combo embodies both PCM codec and anti-alias filter functions on chip. In addition, integrated signaling test and line balancing are performed by the 29C51. Future products will allow PBX manufacturers to easily upgrade their 2952 based products to include true two wire voice/data subscribers.

## Conclusion

There is no single local area network that meets every user's needs cost effectively. IEEE 802.3/Ethernet offers users a high performance Local Area Network suitable for a LAN Backbone, but it is too costly for personal computer and terminal networking. 1 Mbps networks and voice/data PBXs solve this problem. At present, Intel's 82586 LAN Coprocessor is the only VLSI chip that solves both Ethernet and 1 Mbps LAN requirements while simultaneously maintaining software compatibility from the system point of view. In the future it can be expected that LAN controllers optimized for 1 Mbps networks that include on chip encoder/decoder and transceiver functions will appear. Intel also offers a family of components to facilitate the realization of voice/data PBXs.

In the long run, office networks will be structured into department clusters that will be interconnected through a LAN Backbone or PBX. The ultimate choice will be related to application performance requirements.

## References:

1. *LAN Components User's Manual* Intel Corp. Order Number: 230814-001
2. *Telecommunication Products Handbook* Intel Corp. Order Number: 230730-002



## APPENDIX A INTEL LAN SOLUTIONS

Intel offers a broad range of products to realize LANs. These products are in the form of components (82586 and 82501), boards (iSBC 186/51), and network software (iNA 960). See Figure A. A functional summary of components and software solutions is below:

### The 82586 LAN Coprocessor

The 82586 is an intelligent peripheral that completely manages the processes of transmitting and receiving frames over a network. It offloads the host CPU of the tasks related to managing communication activities. More importantly, it does not depend on the host CPU for time critical functions (e.g. transmission and reception of frames) because it contains its own processor allowing it to be a coprocessor along with the host CPU.

The 82586 interfaces easily to available microprocessors. Systems requiring minimum component count can take advantage of its direct interface (no 'TTL glue') to Intel's 80188 (8-bit bus) and 80186 (16-bit bus) microprocessors.

The 82586 efficiently uses memory through data chaining. System memory is not wasted because short frame

(75% of network traffic is less than 100 bytes) can be saved in minimal size buffers, while long frames are stored by successively chaining buffers together. It manages this chaining process without CPU intervention, thereby maintaining high system performance.


The 82586 facilitates network management by maintaining error tallies in system memory to count:

- Number of frames incorrectly received due to CRC errors
- Number of frames incorrectly received due to misaligned frames

The 82586 counts number of collisions that occurred while attempting to transmit a specific frame which is an indicator of traffic loading. It also monitors the transceiver's collision detection failure reporting mechanism.

The 82586 assists in developing and maintaining LAN systems by maintaining tallies that count the:

- Number of frames lost due to lack of receive buffers
- Number of frames lost due to DMA overrun while receiving frames



**Figure A. Intel LAN Solution**

The 82586 provides diagnostic capability via internal and external loopback service. Distance to cable breaks and shorts is provided by on-chip time domain reflectometry.

The 82586's network parameters are programmable so that LANs optimized to specific applications can be realized; for example: broadband networks, short topology networks that require higher throughput than IEEE 802.3 and low cost (1 Mbps) networks.

### The 82501 Ethernet Serial Interface

The 82501 is designed to work directly with the 82586 in 10 Mbps LAN applications. The primary function of the 82501 is to perform Manchester encoding/decoding, provide 10 MHz transmit and receive clocks to the 82586, and to drive the transceiver cable. The 82501 provides for fault isolation via an internal loopback. Continuous transmission (babbling) is prevented by an on-chip watchdog timer.

### iNA 960 Transport Software

iNA 960 is a general purpose Local Area Network software package that provides the user with guaranteed end to end message delivery. iNA 960 conforms to the International Standards Organization's 8073 specification including up to Class 4 transport layer services. iNA 960 also provides network management functions, and 82586 device drivers.

### Transport Services

The iNA 960 transport layer implements two kinds of message delivery services: virtual circuits and datagram. Virtual circuits provide a reliable point-to-point message delivery service ensuring maximum data integrity and are fully compatible with the ISO 8073 Class 4 protocol. In addition to guaranteeing message integrity, iNA 960:

- Provides flow control (data rate matching between sender and receiver)
- Supports multiple simultaneous connections (process multiplexing)
- Handles variable length messages (independently of physical frame size)
- Supports expedited delivery (to transmit urgent data)

The datagram option provides 'best effort' delivery service for non-critical messages. The datagram service does not guarantee message integrity but requires less channel overhead than virtual circuits.

### Network Management Services

The Network Management facility supports the users of the network in planning, operating and maintaining the network by providing network usage statistics, by allowing the monitoring of network functions and by detecting, isolating and correcting network faults.

The Network Management facility also supports up-line dumping and down-line loading of data bases or to boot systems without a local mass storage.

### User Environment

In the iRMX (Intel's real time, multitasking operating system) environment, both the user programs and iNA 960 run under iRMX 86. The communications software is implemented as an iRMX 86 job requiring the nucleus only for most operations. The only exception is the boot server option, which also needs the Basic I/O System. iNA 960 will run in any iRMX environment including configurations based on the 80130 software on silicon component.

In those systems where iRMX 86 is not the primary operating system, or where off-loading the host of the communications tasks is necessary for performance reasons, the user may wish to dedicate a processor for communication purposes. iNA 960 can be configured to support such implementations by providing network services on an 8086, 8088, or 80186 microprocessor.




Figure B. Intel LAN Components

September 1984

# **Chips Support Two Local Area Networks**

**BOB DAHLBERG**

LAN Component Product Line Manager

## SYSTEM DESIGN / DATA COMMUNICATIONS

# CHIPS SUPPORT TWO LOCAL AREA NETWORKS

Data communication ICs permit easy implementation of Ethernet and high level data-link control networks.


by Bob Dahlberg

The main rationale for local networks is resource sharing. Today, small, powerful computers using VLSI components sell for less than \$2000. Under the circumstances, companies intending to use several such systems are reluctant to equip each one with a disk drive and printer that could more than double the price per station. Rather, they prefer to share disks and printers among several systems in order to spread the cost of peripherals across several users.

By connecting these small computers to a local area network (LAN), resource sharing with little degradation in overall system performance becomes practical. However, if the network interface costs \$1000 or more per computer, the economic advantage of resource sharing wanes. Thus, network interface cost is a primary criterion in selection, particularly for low cost computers.

Access methodologies represent another important factor in network selection. And, although an equal access, first-come, first-served method might be appropriate for an office system environment, it could be the curse of a process control system. In the latter case, a priority-based (or controlled) access method might be the only realistic choice.


*Bob Dahlberg is a product manager responsible for local area network components at Intel Corp, 3065 Bowers Ave, Santa Clara, CA 95051. He holds a BS in electrical engineering and computer science from the University of California, Berkeley, and an MBA from the University of Chicago.*



All else being equal, networks supported by available LSI and VLSI components exhibit cost and development speed advantages over board-based LANs. Now, available chips support both priority-based and equal access schemes. One such network is based on the IEEE 802.3 specification, while another uses a variety of physical interface schemes overlaid by high level data-link control/synchronous data-link control (HDLC/SDLC) protocols.

### Costly copper

In short distance networks, one can choose a serial, two-wire scheme or a parallel, multiwire interface. Parallel bus structures are implicitly faster than serial structures but tend to be more expensive and less reliable. The amount and cost of the copper



**Fig 1** A multidrop configuration is the simplest means of network expansion (a). Additional stations are connected directly to the network cable, but some addressing method must be used to avoid party-line reception by all stations. HDLC/SDLC protocols provide a controlled-access technique where a primary station controls all bus access and determines which secondary stations respond to its commands (b).

wire are much greater, and the number of connections (inversely related to reliability) is also much greater. Thus, the networks described are both serial, two-wire types.

A fundamental assumption in data communications is that noise will corrupt the transmitted data. Error detection schemes can be employed to determine the validity of received data. One common data error detection method applies a numerical algorithm to the message bit pattern and produces a unique sum. This sum is appended to the end of the message and is used by a receiving system as a quick check for the proper bit pattern. Called a cyclic redundancy check (CRC), this process permits a receiving station to discard erroneous data and request retransmission. If the message frames are sequentially numbered, the retransmission request can be made specific to that frame to dispense with the request for a larger group of data. Thus, the process can be made more efficient.

As needs grow, users may want to add more workstations and intelligent peripherals to a network. It would be ideal to attach each station to the network by simply connecting the station directly to the serial network bus cable. This is called a multidrop configuration and it resembles a party line telephone circuit [Fig 1(a)]. As a party line, each station attached to the cable receives all the data transmitted on the cable. In order to route messages to their intended recipients, the messages are logic switched, or specifically addressed, to one or more receiving stations. All others will ignore the data after learning that no match existed between their addresses and those of the data being sent.

Each data packet or frame contains a set of address bits that determines which stations receive the data. In a sense, address bits constitute overhead because they are not part of the information being sent between stations. Any loss in data transfer

efficiency, however, is made up by the simplicity of the network expansion interconnect scheme.

The Ethernet specification (a modified version of which was recently accepted as IEEE standard 802.3) describes its physical link characteristics in full detail. Coaxial cable is used as the network cable bus, and each station is connected to that cable via a transceiver and transceiver cable. Minimum distance between station transceivers is 2.5 m, and a network segment can extend to 500 m (and contain up to 200 nodes). Because up to five segments can be joined using active repeaters between each segment, the overall Ethernet network can be 2500 m long and support up to 1000 nodes. Individual nodes can connect to more than one station, and the number of stations connected to an Ethernet network can exceed 1000.


Data is sent at a 10-Mbit/s rate using a self-clocking Manchester encoding format. Only one data packet can be sent at a time using Ethernet, and access is on a first-come, first-served basis. Carrier sense multiple access/collision detection (CSMA/CD) methodology is used. The maximum and minimum distances between transceivers are derived from the CSMA/CD requirements based on interframe-spacing and the collision detection procedures.

A second alternative requires no specific physical link. Speed, distance, and cost parameters dictate actual implementation. The simplest and least expensive method is to drive a twisted-pair cable with off-the-shelf transceiver chips.

### Choosing protocols

Both the IEEE 802.3/CSMA/CD and the HDLC/SDLC protocols provide logic-switched messaging and frame-by-frame error detection. IEEE 802.3/Ethernet treats each station equally and does not permit priority network access, whereas HDLC/SDLC enforces a primary/secondary hierarchy [Fig 1(b)]. A primary station controls the overall network by issuing commands to the secondary stations. Secondary stations comply with the primary station's commands and access the bus for retransmitting data only in response to those commands. Unlike Ethernet, which is based on probabilistic network access, HDLC/SDLC provides deterministic (or controlled) access.

SDLC is an IBM standard communication protocol and a subset of HDLC, a standard communication link control established by the International Standards Organization (ISO). HDLC and its subset are data-transparent protocols, which means the arbitrary data streams can be sent without concern that some of the data might be mistaken for control characters. Thus, unlike the Bisync protocol and its controller, an HDLC/SDLC controller need not detect special characters except for the unique opening/closing flag bytes. Moreover, unlike an



**Fig 2** The prescribed format for HDLC/SDLC frames consists of four basic fields bounded by opening and closing flags. This avoids the need for start/stop bits often used in asynchronous protocols.

asynchronous protocol and its controller, the HDLC/SDLC need not provide start and stop bits.

Both HDLC/SDLC and Ethernet protocols specify particular message formats (or frames). The HDLC/SDLC protocol consists of five basic fields—flag, address, control, data, and error detection. Each frame is enclosed by an opening and closing flag. Both the opening and closing flags form a similar bit sequence—01111110—that is an individual character in SDLC/HDLC. Inserting a 0 in the information data flow whenever a sequence of five 1s occurs achieves flag character individuality in SDLC/HDLC. These inserted 0 bits are automatically stripped out upon reception. For SDLC, the address field is 8 bits wide, but can be 2 (or more) bytes long in HDLC. Similarly, the control field in SDLC is 8 bits wide, but can also be longer in HDLC. The SDLC data or information field can contain any number of bytes. However, the same is true for HDLC in certain instances where the data field must end on an 8-bit boundary. Finally, the frame check sequence field contains the 16-bit CRC result for all of the bits between flags (Fig 2).

Three types of frames are used in HDLC and SDLC. A nonsequenced frame establishes initialization and control of the secondary stations. A supervisory frame handles control, and an information frame is used for data transfers.

The SDLC protocol appears in low cost asynchronous modems using nonreturn to zero inverted (NRZI) coding and decoding. NRZI coding is used at the transmitter to enable clock recovery from data at the receiver terminal. Clock recovery is accomplished using a digital phase locked loop technique. NRZI coding specifies that the signal condition does not change for transmitting a 1, but changes state whenever a 0 is transmitted. Hence, NRZI coding ensures that an active data line will have a transition at least every 6 bit times (by virtue of the 0-bit insertion requirement). Both 0-bit insertion and NRZI coding/decoding maintain the data transparency characteristics of the HDLC protocol and its SDLC subset.


Like HDLC/SDLC, Ethernet specifies a frame format (Fig 3). It contains a destination field, source field, frame type field, data field, and a frame

check sequence. The destination and source fields both contain 6 octets (8 serial bits), for a total of 48 bits. The type field contains 2 octets. The data field can have as few as 46 octets or as many as 1,500. Finally, the frame check sequence consists of 4 octets, allowing a 32-bit CRC code to be calculated and appended to the rest of the frame. The first transmitted Ethernet frame is preceded by a 64-bit preamble, made up of seven groups of 10101010 followed by an eighth group of 10101011. The next bit that follows is the first bit of the first destination octet.

In the CSMA/CD scheme, a "collision" occurs when two stations attempt to gain access to the bus at the same time. Thus, it is important that all stations on the network are notified of the collision. This way, any transmitted data can be flagged as invalid. To solve this problem IEEE 802.3/Ethernet specifies that, after collision detection, transmitting stations send a jam signal to ensure that stations on the network recognize the collision. At the end of the jam interval, each station delays bus access according to an individually calculated random backoff time interval. Should a collision occur again when bus access attempts are renewed, the next backoff interval increases in length. Up to 16 repeated attempts can occur before a system fault is automatically assumed. Thus, even during periods of high bus demand, ample bandwidth should be available and delays relatively short.

**It's in the chips**

Any of the working LANs can be implemented using various components. If there is enough time and a large budget, custom VLSI chips can be



**Fig 3** Each Ethernet frame consists of five fields. Destination and source fields indicate where the message is going and from which station it originated. The data field can contain as few as 46 bytes of data and as many as 1500.

developed and an elegant solution forged. Most engineers, however, have neither luxury. For this reason, the two networks selected are supported by off-the-shelf VLSI components.

Intel's 8273 and 8274 data communication controller ICs offer HDLC/SDLC capabilities. Teamed with a microprocessor and some random logic ICs, a capable network data-link controller could be built. The 8051 single-chip microcontroller has become a popular component for many terminal applications because of its high performance 8-bit CPU, large internal program and data memory capacity, plus onchip counter timers and interrupt controllers. In addition, Intel has combined an intelligent HDLC/SDLC controller and 8051 core processor onto a single chip, the 8044. The resulting single-chip microcontroller with onchip serial communication controller allows low cost network terminal and peripheral design.




Fig 4 The 8044 combines an 8051 CPU, program and data memory, plus HDLC/SDLC controller on a single chip to build a simple, low cost network station or peripheral.

Each station would contain an 8044 (with its programmable I/O ports to provide local control) and serial HDLC/SDLC interface. Thus, to manage the network interface, 8044-based stations would be capable of acting as a secondary station within an HDLC/SDLC network (Fig 4). Since data transfer speed and electrical characteristics are not specified for these protocols, the designer has a wide choice in tailoring the physical link to the application. The single VLSI device provides local intelligence and network management, thus permitting low cost network development.

Various Ethernet controllers have been announced, with several already sampled and available. Among these is the 82586 general-purpose CSMA/CD controller. It is designed to come up in the Ethernet mode on power up, but can be programmed for other parameters as well. A companion chip (the 82501) provides the Manchester encoding/decoding function between the 82586 and a transceiver.

This chip pair operates in conjunction with the iAPX 86 microprocessor family, and is most cost-effectively used with the 80186 microprocessor. The 80186 and 82586 have identical bus interface and control signal requirements. Hence, they can be linked without adding random logic ICs. Essentially, these three ICs—the 80186, 82586, and 82501—provide the basis for an Ethernet interface. Therefore, only

some buffer memory and bus interface chips are additionally required (Fig 5).

A subsystem built using these components provides an intelligent Ethernet interface that can continuously operate at the full 10-Mbit/s network speed. Moreover, these components can implement a complete computer and communication system. It is therefore possible to create an appropriate and usable Ethernet workstation out of these few VLSI components.

#### Different strokes

The HDLC/SDLC-based network is intended for non-Ethernet applications. HDLC/SDLC has become an accepted standard supported by a variety of hardware and software products. There is no specified standard for physical link implementation or for the software layers beyond the data-link level. Therefore, networks based on these protocols are usually "closed." That is, the vendor provides all the pieces to the network. Vendors, of course, are familiar with their own network architecture and are free to provide compatible systems. But such networks do not encourage others to develop compatible systems unless the vendor's market share is large enough and vulnerable enough to attract competition. The IBM SNA is an example.

HDLC/SDLC-based LANs are suitable for system clusters where distances are less than those of Ethernet, and where priority access is important. Networks within a box (eg, a copier), and networks on table-tops (eg, an instrumentation cluster), are examples. Although there is a parallel bus interface standard (IEEE 488), an instrumentation manufacturer may want to provide for longer distances using two-wire cables and simpler protocols.

An HDLC/SDLC LAN cluster could also be used for process control applications and data acquisition systems. An example is Intel's recent distributed control module products for the factory. Again, a priority bus access capability would be important in these applications. Office system applications where Ethernet offers too much performance at too high a cost (eg, an electronic typewriter networked to a file server) might use this network as well.

The concept of open-system compatibility comes from the ISO's Open System Interconnection (OSI) model. This provides a seven-layer model in which each layer is characterized by a unique set of functions and a specific interface to adjacent layers. The goal is to eventually arrive at a set of standards that would permit systems from several vendors to communicate with one another through common physical, data-link, and software layer protocols.

Xerox Corp developed Ethernet as a local network for its systems, but the company later joined with Digital Equipment Corp and Intel to develop a set of specifications for Ethernet that would allow it to




Fig 5 A combination of 80186, 82586, and 82501 chips completes the logic needed for a fully functional Ethernet interface. Data bus interface chips and some memory complete the Ethernet subsystem.

map into the first two layers of the OSI model—physical and data-link. The IEEE adopted its 802.3 specification as a result of these efforts. Efforts to develop standards for the other layers continue. An example is the ISO transport layer protocol, 8073, which provides “return receipt” quality communication services.

Today, Ethernet supports OSI physical and data packet level protocols. It is an emerging technology that is still closer to the top than to the bottom of the learning (and pricing) curve. Nevertheless, many vendors support Ethernet and will no doubt manufacture products equipped to swap data with other Ethernet systems.

#### Open and closed

Office automation constitutes the biggest apparent application area for Ethernet. The office has traditionally been a multivendor site in which the computer, copier, and printer are likely to come from different vendors. An open system appeals to users seeking vendor independence.

When the LAN concept was first proposed, it was described as an all-encompassing network, connecting all the intelligent subsystems throughout a facility. In fact, that is not the way local network installations have progressed. Instead, clusters of user stations (typically 10 or so) are cropping up in various places within a facility. Most analysts expect local networking to occur in tiers. The cluster tier provides the lowest cost per connection. An example is a 1-Mbit/s CSMA/CD LAN used for personal computers. Clusters would be interconnected through a longer and faster data highway (called a LAN backbone) such as Ethernet.

Will closed and open networks be able to cooperate and coexist? Quite simply, they have to. Economics will determine the network types used for connecting the systems within a cluster, and standardization will drive the methods by which clusters are ultimately joined.

Closed systems, such as microcontrollers connecting the HDLC/SDLC-based network, represent the least expensive and most flexible LAN configuration. Open systems, because of the push for standardization and subsequently larger user base, are more likely to benefit from future cost reduction through multiple-sourced VLSI components than closed systems. Similarly, open systems probably attract more third-party suppliers and enjoy greater variety and lower cost software.

Gateways will join closed and open systems. These hardware/software intermediaries will pave the way for data transfer between formerly incompatible networks. By such means, a closed engineering workstation network will gain access to information stored in the corporate data base and be available on the Ethernet data highway.



**Low-Cost, Dual-Port RAM Design  
Delivers High Performance**

**Sikandar Naqvi**  
Intel Corp.

# Low-cost, dual-port RAM design delivers high performance

---

*This dual-ported RAM design for Ethernet workstations lets two  $\mu$ Ps operate simultaneously on different portions of system memory. The result is high performance and low cost in the same system.*

---

Sikandar Naqvi, *Intel Corp*

Although they provide better performance than do single- $\mu$ P systems, conventional shared-memory systems offer you a limited choice. One kind of conventional shared-memory system allows simultaneous  $\mu$ P access to the same RAM location, by using expensive arbitration logic to eliminate bus contention. The other allows  $\mu$ P access to the same bank of RAM, but at different times: Only one of the  $\mu$ Ps can operate on the memory at a given instant. This restriction may confine system throughput to levels that are unacceptable in high-performance workstation applications.

## Dual-port architecture

One dual-port design for an Ethernet workstation (Fig 1) offers a simple solution to the limitations of conventional shared-memory designs: It allows the processors to operate simultaneously on different por-

tions of the memory. For example, a LAN coprocessor can receive a frame from the network and store it in a given memory location while the CPU simultaneously services a request from a graphics controller, operating on a different portion of the memory.

You might expect such a dual-port memory architecture to be expensive. Yet the devices used for bus arbitration in this design include only 10 to 12 SSI/MSI chips. The circuit, without the CPU card, occupies approximately 36 in.<sup>2</sup> of board space. The estimated cost of the board, components, and connectors is less than \$75, not including the cost of the 82586 coprocessor and 82501 serial-interface chips.

Fig 2 shows a block diagram of the dual-port system design. The design incorporates the same dual-processor 82586 LAN communication processor/80186 CPU architecture that can be used in any conventional shared-memory design to handle asynchronous serial data and high bandwidths. The additional logic needed for bus arbitration, address multiplexers, and data multiplexers may result in a chip count that's slightly higher than that of a similar shared-memory design, but this dual-port implementation is still relatively inexpensive. Furthermore, this dual-port design also eliminates bus-latency problems for the LAN coprocessor (see box, "Intelligent LAN coprocessor").

In any  $\mu$ P-based system, the CPU is of critical importance in determining system performance: The maximum speed at which the CPU performs bus transactions eventually affects system throughput. For ex-

*This dual-port design allows the processors to operate simultaneously on different portions of the memory.*

**TABLE 1 — RAM COMPARISON FOR THREE DUAL-PORT MEMORY SCHEMES**

	DYNAMIC RAMs	MONOLITHIC DUAL-PORT RAMs	STATIC RAMs
LARGE DUAL-PORT MEMORY APPLICATION	BETTER	—	—
SMALL DUAL-PORT MEMORY APPLICATION	—	BETTER	BETTER
BOARD SPACE	1 x	1.5 x	1.5 x
RELATIVE COST (SMALL SYSTEMS)	HIGH	MEDIUM	LOW
RELATIVE COST (LARGE SYSTEMS)	LOW	HIGH	MEDIUM
BOARD SPACE	LOW	MEDIUM	MEDIUM


ample, an 80186 CPU operating at an 8-MHz clock rate offers a maximum bus-transaction capacity of 4M bytes per second, assuming there are no wait states.

The size of the dual-port memory is a function of the application it serves. Some of the factors that influence memory size are serial data load, packet sizes, and the number of peripherals on the bus. Likewise, your application determines whether dynamic or static RAM

chips are more cost effective; that is, your choice of static or dynamic RAM depends largely on the size of the memory, system-performance requirements, and cost constraints.

For example, for system applications requiring large dual-ported RAM, dynamic RAM chips may be more cost effective. In such a case, you must use a dynamic RAM controller (like the 8207, for example) to refresh the RAM and provide arbitration between the two  $\mu$ Ps. Static RAM is faster than dynamic RAM, and it provides better performance, so it's more expensive. However, if you use static RAM, as in this design, you must use read and write signals for chip-select generation to avoid bus contention between the chip-select and write signals. (You must use the signals because static RAM devices don't have separate output-enable inputs.) Table 1 compares different kinds of RAM for various dual-port schemes.

Fig 1 shows the low-cost, high-performance dual-port design in detail. The 80186 is the CPU; the 82586



**Fig 1—This dual-port design uses an 80186 CPU and an 82586 Ethernet interface that share 8k bytes of static RAM.**

## Intelligent LAN coprocessor

The 82586 is an intelligent, high-performance, carrier-sense/multiple-access LAN coprocessor with collision detection (CSMA/CD). The 82586 performs all functions associated with data transfer between user memory and the network: framing, link management, address filtering, error detection, network management, on-chip DMA, command and data chaining, and interpretation of high-level commands from the host CPU. Furthermore, the 82586 interfaces with the 80186 without any "glue logic."

The 82586 coprocessor relieves the CPU of most tasks associated with serial link management, such as carrier sensing, deferring to a passing frame, starting transmission after wait-

ing for the interframe spacing, automatically terminating transmission when a collision occurs, retransmitting data after a collision, and randomly selecting which data burst will be transmitted after a collision (random back-off).

The coprocessor also meets the requirements of the IEEE 802.3 specification: It performs bus transfers at a maximum rate of 4M bytes per second, and it can tolerate bus latency of more than 10  $\mu$ sec without losing data.

Without sacrificing the device's compliance with IEEE 802.3, you can program the 82586 for a wide range of CSMA/CD-type LANs, such as the 2M-bps CSMA/CD broadband (for IBM's PC Network), serial backplanes,

1M-bps CSMA/CD, and Cheapernet. Because it's easy to program various chip parameters (such as slot time, address length, and interframe spacing), you'll find this chip useful in a variety of applications.

The 82586 also features built-in diagnostic and network-management capabilities. These include a time-domain reflectometer, internal and external loopback, transceiver integrity verification, self test and internal register dump for diagnostics, and fault isolation. One of the chip's network-management features is its ability to collect network statistics, such as number of collisions experienced, number of overrun errors, and number of alignment errors.

provides the Ethernet interface. (The 82586 is a standard 10M-bps serial interface. Its transmit and receive clocks are provided by the 82501 Ethernet serial interface chip, which uses a 20-MHz antiresonant crystal as its clock source. The 82501 also provides the Manchester encoder/decoder functions.) The 80186 and 82586  $\mu$ Ps share a dual-port memory of 8k bytes of static RAM. Because the memory is small, the circuit uses static RAM instead of dynamic RAM. Although this approach uses more expensive memory components, it results in a more economical design because you don't have to refresh the chips as you would if you used dynamic RAM. The 8k bytes of RAM should be sufficient for medium- to low-traffic networks, but you can expand memory easily if you need to.

In this highly integrated system, the timers, DMA, and interrupt controller on the 80186 CPU are used for additional I/O transactions. The 8-MHz clock output of the CPU can function as a chip clock for the 82586. The dual-port design is oblivious to whatever signals are driving the CPU interface and, in this example, all logic to the left of the interface bus (Fig 1) is on another

card. The signals are transmitted via ribbon cable over the LAN card. You can easily expand existing CPU cards by simply providing a bus interface to a LAN card. The dual-port architecture also allows you to modify this design for 8-bit CPU architectures or for CPUs that use demultiplexed address and data buses.

### Arbitration logic

The design's simple arbitration logic resolves  $\mu$ P contention for the dual-ported memory. The arbitration logic operates in this manner:

- When the 82586 is accessing the dual-port memory, it inhibits the ready signal to the CPU by generating a wait state through the arbitration logic circuitry, thus preventing the CPU from access to this portion of memory. However, the CPU is free to access any other portion of the system memory.
- The CPU can access the dual-port memory when the 82586 is not accessing it.
- The 82586 gains control of the bus within four to five clock cycles after a request. If the CPU was

*Although the additional bus-arbitration logic may result in a chip count slightly higher than that of a similar design, this design is still relatively inexpensive.*

accessing the dual-port memory when the 82586 made the request, the CPU is put into wait mode.

The following shows the sequence of events when the 82586 requests the bus:


- The 82586 requests the bus by activating the hold signal.
- The hold-acknowledge (HLDA) signal is activated within five clock cycles.
- The 82586 disables the ready signal to the CPU card.
- The 82586 disables the data buffers within four clock cycles of the hold and isolates the CPU from the dual-port RAM.
- The 82586 switches the multiplexer to the 82586 bus.
- If the CPU is accessing the dual-port memory when the 82586 requests the bus, the 82586 gives the CPU enough time to complete its bus cycle and then removes the ready signal.
- When the 82586 removes the ready signal, which places the CPU in the wait state, the CPU remains in that state until the 82586 releases the hold signal.
- When the 82586 has completed its bus access, it restores the CPU ready signal and switches the multiplexer back to the CPU, allowing the CPU to resume its access of the dual-port memory.

The 82586 architecture minimizes the bus-hold time and improves system performance by writing data into the system memory in small bursts of approximately 16 bytes each and giving the bus back to the CPU between memory bursts. The 82586 also minimizes the need for the CPU to intervene in most of the tasks related to a serial data interface.

#### A simple scheme generates a ready signal

The design uses a simple scheme to generate ready signals. When the 82586 is holding the bus (hold active) and either the read or the write signal is active, the 82586 ready signal is generated. When the 80186 is accessing the dual-port memory and the 82586 hold signal is inactive, the dual-port memory card generates the 80186 ready signal. The ready signals from other memory blocks and peripheral devices are still available to the 80186, so the 80186 can perform transactions with other devices or memory on the system bus. In fact, all the normally low ready signals to the 80186 are connected by disjunctive (OR) logic.

Because the 80186 and 82586 use asynchronous ready, it's simple to implement and use memories with



*Fig 2—A typical dual-port system design provides the additional logic needed for bus arbitration. Although it has a higher chip count than that of a conventional shared-memory design, this implementation is relatively inexpensive.*

different access times. This design uses zero-wait-state memories. In the case of slower memories, you can easily add a wait-state generator.

An important feature of the 82586 chip is that it provides two 16-byte FIFO buffers: one for data transmission and one for data reception. Remember that when the 82586 needs the bus, it activates its hold signal and waits for the hold-acknowledge (HLDA) signal before starting any memory-access cycles. (The shared-memory design (Fig 1) shows the HLDA signal to the 82586 coming from the 80186, the arbitration logic.) The CPU will activate the HLDA after it completes its current cycle or task. Thus, the duration of the HLDA-to-hold delay depends on what activity the CPU is performing at the time of the hold request.

Because the 82586 is serial and asynchronous, it must be ready to receive incoming data at all times. The bus latency (the delay between hold and HLDA) is a function of the bus architecture; an on-chip FIFO buffer stores the incoming data until the 82586 can store it in memory. A FIFO trigger mechanism on the chip lets you program the bus request as you wish.

For example, assume that the receive FIFO trigger is set at 6. (When the FIFO trigger is set at 6, the 82586 will make a bus request after the receive FIFO re-

---

*The dual-port architecture also allows you to modify this design for 8-bit CPU architectures or for CPUs that use demultiplexed address and data buses.*

---

ceives 6 bytes.) Because the 82586 must start emptying the 16-byte-deep FIFO buffer before it is filled, to avoid overrun the 82586 must acquire the bus within the time it takes to store 10 bytes—8  $\mu$ sec (or 64 CPU clock cycles) at 10M bps with an 8-MHz clock rate. Depending on the application environment, it may or may not be easy to grant the bus to the 82586 within 64 clock periods.

Nevertheless, the dual-port design in Fig 1 eliminates this kind of bus-latency problem. In this design, the 82586 receives the HLDA signal within five clock cycles of the hold request. This ensures that hold-HLDA delays will be very short.

When the 82586 finally accesses the bus, it empties the entire content of the FIFO buffer and stores it in memory. The length of the burst of data depends on the number of bytes that are in the FIFO buffer when the 82586 gets the HLDA signal. For maximum bus efficiency, the 82586 should acquire the bus with a full FIFO buffer; the bursts should be 16 bytes long. A low bus latency will allow you to set the FIFO trigger point very high. Setting the FIFO trigger point high minimizes the hold-HLDA handshakes (which is desirable because any hold-HLDA results in wasted bus bandwidth). The transmit buffer functions in much the same way as the receive buffer does.

**EDN**

---

## References

1. "The Ethernet: A Local Area Network, Data Link Layer, and Physical Layer Specifications, Version 2.0," Digital Equipment Corp, Intel Corp, and Xerox Corp, November 1982.
2. *LAN Components User's Manual*, Intel Corp, March 1984, Order #230814-001.
3. *Microsystems Components Handbook*, Intel Corp, 1984, Order #230843-001.

---

## Author's biography

*Sikandar R Naqvi is technical marketing manager for data communications products at Intel Corp (Santa Clara, CA). He holds an MSEE from Oregon State University and a BSEE from the Engineering University in Lahore, Pakistan. A member of the IEEE, he enjoys tennis, raquetball, jogging, and reading.*



---

Article Interest Quotient (Circle One)  
High 473 Medium 474 Low 475

---

---

## DESIGN ENTRY

---

# Monolithic controller builds PC network without toil or trouble

---

*A controller chip puts CSMA/CD within the reach of personal computer networks, keeping a lid on parts count and simplifying software development.*

---

Office automation promises to dramatically boost productivity. Personal computers are a step in that direction, and a giant one at that, forming a base of distributed intelligent machines. The next crucial advance is to link them in a network, so that each machine shares peripherals and information.

The 82588 is the first single-chip controller designed to join personal computers over a local network. Essentially a slave peripheral, the chip is fitted with a CSMA/CD controller, two logic-based collision detection mechanisms, and an encoder and decoder for both non-return-to-zero inverted (NRZI) and Manchester data encoding. Adding a simple transceiver line

**Joseph Mazor and Robert Galin,**  
Intel Corp.


*Joseph Mazor is a design manager for local-area network products at Intel's design center in Haifa, Israel. He is a participating member of the IEEE 802.3 working group for 1-Mbit/s star networks and holds a BSEE from Technion, The Israel Institute of Technology.*

*Since mid-1980 Robert Galin has been planning strategy for Intel's peripheral components operation in Santa Clara, Calif. He has a master's degree in engineering from the University of Michigan.*

driver or an RF modem lets the controller implement all of the major hardware functions required by a local-area network.

Most of the chip's major duties, such as encoding and collision detection, can be programmed to meet the protocols of a particular network. And although its flexible system interface allows it to be employed with any popular microprocessor, the controller is optimized to work with the iAPX-186 and the iAPX-188 without TTL glue.

For the most part, local networks specifically designed for personal computers suffer from one of three major deficiencies. First, many are



## DESIGN ENTRY

**Cover: PC network controller**

proprietary, forcing users to buy from one manufacturer. Second, with few exceptions, they lack collision detection, and therefore limit a network's efficiency for large offices (see "A LAN for All Reasons," below). Finally, industry-standard networks were originally designed for minicomputers. Thus, they are too expensive for personal machines. What is specifically lacking is an access scheme that is both efficient and cost-effective. In the past, carrier-sense multiple access with collision detection met the first requirement, but not the second. Conversely, approaches like collision avoidance meet the second specification but not the first.

In contrast, the controller was designed with low-end systems in mind and makes possible inexpensive but efficient local networks in three ways. For the OEM, it reduces component count, board space, and development time. For the end user, its 1- or 2-Mbit/s data transfer rate (lower than that of networks based on minicomputers) allow the integration of controller, encoder-decoder, and collision detection functions, which lowers component cost. Also, lower bit rates imply cheaper, twisted-pair cabling that covers longer distances without expensive repeaters (Fig. 1).


The controller works with emerging stan-

### A LAN for all reasons

The recent proliferation of personal computers in the workplace has led designers to realize that a single approach to local networks cannot answer all needs. A network for engineering workstations would be too expensive for personal computers. Instead, a network needs to be built as a hybrid, with portions within individual departments appropriate to the cost and performance needs of the applications they serve (see the figure).

To that end, there are four separate—though not competing—CSMA/CD network specifications in various stages of development. The first is Ethernet, which with its 10 Mbits/s data rate is best suited to local networks built around minicomputers or as a backbone connecting smaller clusters of networked personal computers. Another

approach, dubbed Cheapernet, is a reduced-cost implementation of Ethernet that works well with personal computers in research and engineering settings where 10 Mbits/s performance is necessary. A third approach, IBM's recently announced PC network will connect personal computers that are located up to 5 Km apart. Being a broadband network, it has the advantage that it can carry several services (video and data) over a single coaxial cable. Finally, Starlan is a proposed IEEE 802.3 standard that is a 1-Mbit/s baseband system. It inexpensively links devices, such as personal computers, through already installed twisted pair wires used for telephones. Its major use is for the office environment where low cost and ease of wiring is extremely important.





dards for personal computer networks like American Telephone and Telegraph's Starlan (1-Mbit/s baseband) and the IBM PC network (2-Mbit/s broadband). The controller also can be coupled with an off-chip data encoder-decoder to handle up to 5 Mbits/s when higher throughput is needed.

#### At your command

The IC communicates with a host using a set of 16 high-level commands (Fig. 2). The Transmit, Retransmit, Configure, and Diagnose commands free the CPU from overseeing every step of each task that the controller undertakes. Instead, after the processor invokes a command, it is free to take on other jobs. The high-level commands simplify writing and debugging software for the controller and the network.

Another of the controller's important features is its efficient memory structure for receiving frames. A network carries a large number of relatively short control messages, like Open, Close, and Acknowledge, that direct its operation. In fact, typically 75% of all network messages may be less than 100 bytes long. As a result, a storage system that breaks memory down into large, equal-sized blocks would be vastly inefficient. Each block would be able to accommodate the largest possible frame but would be only partially filled most of the time. The controller avoids this problem by using a sophisticated approach that allocates multiple buffers to a frame.

Rather than retain a frame in a single, sequential block, the chip stores it in a number of smaller buffers. A 100-byte buffer, say, could hold a short frame, and multiple 100-byte buffers could store longer ones. To link individual buffers, the host processor creates a chained list of pointers that indicate where in memory the data is held. This multiple-buffer approach keeps the amount of memory needed to store received frames to a minimum, an extremely important consideration in personal computers, where RAM is at a premium.

#### Aboard the chip

The controller itself consists of two main sections: a parallel system interface with the host and a serial interface to the network. Two built-in 16-byte FIFOs, one for transmitting and one


for receiving, link the two (Fig. 3).

The first block consists of a bus interface unit and a group of registers. The bus interface contains an 8-bit data bus. It is responsible for all communications with the system CPU. In conjunction with an external DMA controller, the new chip takes care of all reading and writing to memory—at up to 4 Mbytes/s—as well as all CPU interrupts. Two DMA channels are recommended, one for transmitting and the other for receiving.

The parallel section also comprises three sets of registers: one for storing configuration information, one for writing commands to, and one for reporting the chip's status. To make rapid changes in the controller's operating parameters, the processor enters a block of data into RAM, and that data is loaded by DMA into the registers (Fig. 4).

#### Serial side

The chip's serial interface contains the CSMA/CD controller and converts parallel data into serial form, and vice versa. It also assembles each frame as specified by the configuration registers, computes the cyclic redundancy code (CRC) for each transmission, and



**1. The 82588 local-area network controller connects directly to a network (through a driver or modem) without the need for an expensive transceiver tap. Intended for relatively low data rates of 1 to 2 Mbits/s, the chip allows networks to be built with twisted-pair wires instead of coaxial cables.**

DESIGN ENTRY

**Cover: PC network controller**

backs off and reattempts transmissions in case of a collision.

Since most of its major features are completely under user control, the IC's data-link controller subsection gives an enormous degree of freedom to the system developer. And the chip is right at home in a wide variety of networks. For baseband transmission, it handles end of carrier (IEEE 802.3) framing; for the IBM PC network it accommodates high-level data link control (HDLC) framing. Both techniques include a 32-bit CRC for error detection. The data controller also can be programmed with the length of the address field, station priority, framing, minimum frame length, spacing between frames, and slot time.

The two collision detection methods increase the controller's range of possible applications as well (see "Collision Insurance," p. 148). The code-violation detection mechanism is most

useful in short-topology networks, such as a serial backplane. The bit-comparison technique is employed in systems with separate channels for transmission and reception, like a broadband network. Both can be used simultaneously to ensure reliable operation.

The chip presents a rich assortment of diagnostic and management functions: internal and external signal loopback paths, channel activity indicators, optional capture of all frames (regardless of destination address), and time-domain reflectometry for locating faults in the network cable. Moreover, the controller's Dump command gives the designer access to the contents of all of the chip's registers, which helps debug system software.

**The time is right**


A clock timing generator on the chip's serial side determines the data rate. It will accept up to a 16-MHz crystal for data transfers to 2 Mbits/s. (The parallel side has its timing set by the system's master clock.) The data encoder and decoder, also on the serial side, can transmit and receive information in any one of three formats: Manchester, differential Manchester, and NRZI. Manchester is used in Starlan. NRZI encoding is for broadband systems.

The transmit and receive FIFOs enable the parallel and serial sections of the controller to exchange data. These registers, each 16-bytes deep, improve data throughput between the controller and the host CPU. The controller's programmable FIFO threshold can be fine-tuned to a particular system's bus latencies.

The controller and the CPU talk to each other through main memory and the controller's on-chip registers. The processor uses the Chip Select (CS) line—along with the Write or Read signal—to gain the controller's attention. The controller communicates with the CPU over the Interrupt (INT) line. In addition, the two share an 8-bit data bus.

**Two transfer types**

Two types of transfers can take place via the bus. The first is a command and status transfer; the second, a data transfer. The former is always performed by the CPU. To initiate a Transmit or Configure command, for example, the processor issues the command to the con-



**2. The controller's command register is fed commands from the host CPU, which the chip executes for one of its two channels. The pointer field within the register identifies which status register is to be read, and the interrupt acknowledge field resets the controller's interrupt line to the CPU.**

troller. At the completion of the command the controller issues an interrupt and the CPU reads the chip's status.

The host reads each of the four status registers, from the same port, in round-robin fashion. Any parameters or data associated with a command are transferred between the main memory and the controller using DMA. Data transfers, unlike command and status transfers, are requested by the controller and are most often carried out by an external DMA controller.


**Dual DMA**

The controller is fitted out with a pair of DMA channels, each with a Request and Acknowledge line. Typically, one channel receives data and the other transmits information and carries the chip's initialization and maintenance routines. The channels are identical,

though, and can be used interchangeably. When the controller needs to transfer data to or from memory, it activates the DMA request lines and the DMA controller. When it is finished, it interrupts the CPU, which then reads the status of the controller to confirm the operation.

In order to transmit a frame, the CPU first prepares a data block in memory, which contains the network address to which the frame is to be sent and the information to be transmitted. The CPU programs the DMA controller with the address of the block, along with other control information. It then issues a Transmit command to the controller's command register.

At this point, the controller monitors the network link to determine whether the line is free. If it is, the IC starts transmitting the frame by inserting the preamble, beginning-of-frame flag, and the source address and fetching bytes from memory, loading them into the FIFO, and



**3. The controller's two main blocks are linked by two 16-byte FIFO registers. The parallel section comprises a bus interface unit that connects the controller to the host and a register subsection that accepts commands and delivers information on the controller's status. The serial section contains a data-link controller subsection, decoder and encoder circuits, collision detection logic, and a serial-timing generator.**

## DESIGN ENTRY

**Cover: PC network controller**

sending them out over the network. While the controller is sending the frame, it calculates a CRC, which it appends to the end of the data field. If a collision is detected during transmission, the controller sends out a jamming pattern and interrupts the CPU. The processor can then issue a Retransmit command, which works in the same way as the Transmit command, except that the chip keeps a record of the number of collisions that are detected. At the end of a transmission, the controller updates all of the status registers and sends an interrupt to the CPU, indicating that the transmission is complete.

When it is not transmitting a frame or doing housekeeping, the controller continually checks the network for any messages addressed to it.

**Calling all nodes**


The controller can be addressed in one of three ways: individual addresses to one node, multicast addresses to a group of nodes, and broadcast addresses to all of the nodes in the network. Two types of reception are possible as

well. In the "promiscuous" mode, the controller accepts any frame that is transmitted on the network regardless of its address. In the other, the device accepts only multicast and individual addresses that correspond to its own. The latter typifies normal operations.

Before enabling the receiver, the CPU makes a memory buffer available and programs the DMA controller with the buffer's starting address. The received frame is then transferred to memory. This is known as single buffer reception, since the entire frame is sent to a continuous buffer.

When a frame is received, the network controller records the number of bytes that were written into the memory buffer in a status register. Also, the controller records the status of the reception—whether it was successful or not—and affixes that information to the received frame. Then the controller issues an interrupt to the CPU to indicate that reception is finished.

In networks where the size of the frame is not fixed, the controller's multiple-buffer scheme



**4. The controller's four status registers fall into two categories. The first, which consists of three registers, indicates an operation's status. The second contains a single register and keeps tabs on the chip's internal operating activity. The operation status registers confirm that a particular command has been executed and store any result, if one is produced.**

## DESIGN ENTRY

**Cover: PC network controller**

makes effective use of the memory. In multiple buffering, the controller alternately receives the contents of a given frame from one of the two DMA channels. This dynamic allocation of memory buffers makes particularly efficient use of available storage when frames are of widely differing sizes.

Before multiple-buffered reception begins, the CPU allots one buffer to the controller. As the controller starts receiving the buffer's contents, it interrupts the CPU and requests that

the next buffer in the sequence be assigned. The processor responds by loading the second DMA channel with the information in the next buffer. In this way, the controller can immediately switch over to the second channel as soon as the first buffer is full. When channels are switched, the controller again interrupts the CPU to request another buffer, and information on that buffer is loaded into the unused channel.

The process of alternating between channels continues until the entire frame has been loaded. By the time that is accomplished, the received frame has been spread over a number of buffers, and the CPU has created a description of the buffer-chain in memory.

Connecting the controller to any of the industry's leading microprocessors is a straightforward task because the chip's system interface adapts easily to any processor that works with standard data bus and control signals. The chip works with no wait states on an 8-MHz system bus. Further, a system based on the chip and one of the 80188 and 80186 family of microprocessors exacts a minimum component count (Fig. 5).

### Collision insurance

The efficiency of CSMA/CD was demonstrated in a 1979 study of Ethernet that linked about 120 host computers and network servers. The investigation showed that a network using some form of collision detection had a throughput of 98%, compared with 37% in systems that deferred while there was traffic on the channel, and 18% in those with no collision-regulating provision at all. Until recently, though, the relative sophistication of such collision detection schemes as CSMA/CD precluded them from low-ends networks.

The 82588 can be programmed in two ways to implement CSMA/CD collision detection. Both are logic-based. In code-violation detection, the controller looks to see if incoming bits violate Manchester or NRZI encoding standards. If that is the case, they are assumed to have been damaged by a collision. The second method, bit comparison, is useful in networks with separate transmission and reception channels such as Starlan or the IBM PC network. In this scheme, the device compares its transmitted CRC signature with that of the received signal while a transmission is taking place. Monitoring the network in this manner allows the chip to immediately backoff and try again when a collision is detected, without having to wait for an acknowledgement from the received mode. Hence, total data throughput is significantly increased.

### Easy interface

In a system centered on the 8-bit 80188, for instance, the controller connects directly to the microprocessor's 8-MHz clock and data bus and to its Read, Write and Chip Select control signals. Although the controller needs two DMA channels to operate, these, too, are supplied directly by the processor. And the CPU's interrupt controller can service the interrupts generated by the controller.

The controller's flexibility allows the same system configuration to be used in a number of different physical layer interfaces. In a Starlan network or in a serial backplane, the controller would feed a line driver. In an IBM PC network, the controller would connect to an rf modem. In terms of hardware, only the actual physical link to the network need be changed in order to switch between these applications. All other necessary variants are easily implemented by commands that can be built into the system's firmware.

For baseband systems running at 1 Mbit/s and using unshielded twisted-pair or coaxial cable, the only external components needed are


DESIGN ENTRY

Cover: PC network controller

an RS-422 driver and receiver and, possibly, one or two pulse transformers. The last supplies dc isolation. Together, these few components can fit onto an area that is 6 cm on a side. In contrast, traditional data-link controllers and their associated TTL glue and other logic demand an area that is at least 15 cm on a side.

In a Starlan configuration, the controller links to the network through low-cost RS-422 transmitter-receivers, one connected to Transmit Data, TXD, pin and the other to the Receive

Data, RXD, pin. Each transmitter-receiver is joined to a separate pulse transformer and then to corresponding transmit and receive twisted-pair. Each station is connected to a hub over the two twisted pair drop cables, up to 800 ft. in length. Within the hub is a corresponding pair of transformers and RS-422 receiver-transmitters for each station. Transmitted signals from a number of nodes are ANDed on a short (less than 1m) bus and returned back to the controller through the receiver pair. The trans-



5. A minimum number of components marks the interface between the controller chip and an 80188 microprocessor. The controller IC links directly to the processor's 8-MHz clock, and Read, Write, and Chip Select control lines. Even the two DMA channels and the interrupt functions are handled by direct connections between the microprocessor and the LAN controller chip.

## DESIGN ENTRY

## Cover: PC network controller

mitting controller performs collision detection on the received data.

For broadband systems, such as the IBM PC network, NRZI-encoded data passes through an rf modulator and demodulator. In this case, the RTS and Clear to Send (CTS) signals from the controller are modem handshake signals. Here, the transmit and receive signals are modulated at different frequencies, or channels. A frequency translator on the network receives the signals from all the nodes and retransmits

them at the system's receiving frequency. The receive and transmit channels of the IBM network each fits into the bandwidth of a 6-MHz TV channel.

Software for the controller is much simpler and easier to implement than for traditional data-communication chips. One reason is the controller's high-level commands, which speed software development, as well as offload the CPU. Another reason is the controller's ability to handle complete frames without the processor's assistance.

In a PL/M-86-language procedure for transmitting a frame, the CPU prepares a block in memory by loading the DMA controller with the starting address of the block and its byte count (Program 1). The central processor also enters the DMA parameters into temporary storage so that they can be reused in case a collision occurs. After loading the DMA controller, the processor issues the Transmit command to the controller. If the channel is clear, the frame is sent. Otherwise, the chip automatically defers to any activity on the data link and then transmits its signal. Ultimately, the controller interrupts the CPU, which determines from the status register whether or not the transmission was successful.

If a collision occurs, the CPU invokes the Retransmit procedure (Program 2). In this procedure, the DMA controller is reloaded with the parameters (taken from temporary storage) and the Retransmit command is issued. On receiving it, the controller again attempts to transmit the frame, but only after a back-off time (which begins counting on the last collision) has run out.

Finally, to receive a frame, the CPU prepares a buffer in memory, loads the DMA controller, and enables the receiver (Program 3). When a frame arrives, it is deposited into the memory using a DMA operation. Then the CPU is interrupted, letting it know that it can now determine the length and status of the received frame. □

**Program 1. Sending the message**

```
TRANSMIT: PROCEDURE (CHANNEL,BUFFER_LEN,BUFFER_
    POINTER);

    DECLARE CHANNEL BYTE;
    DECLARE BUFFER_LEN WORD;
    DECLARE BUFFER_POINTER POINTER;

    TX_BUFFER_588(00) = BUFFER_LEN MOD 256;
    TX_BUFFER_588(01) = BUFFER_LEN / 256;

    TX_BUFF_PTR =
        BUFFER_POINTER; /* TEMPORARY STORAGE */
    TX_CHANNEL = CHANNEL;
    TX_BUFFER_LEN = 2048; /* MAX. FRAME SIZE */

    CALL DMA_LOAD(TX_CHANNEL,1,TX_BUFFER_LEN,
        TX_BUFF_PTR);
    OUTPUT (CS_588) = 4 OR SHL (TX_CHANNEL,4);
    RETURN; /* TRANSMIT */

END TRANSMIT;
```

**Program 2. Try, try again**

```
RETRANSMIT: PROCEDURE;

    /* PARAMETERS FOR THIS COMMAND ARE TAKEN FROM
    THE TEMPORARY STORAGE USED DURING THE LAST
    TRANSMIT COMMAND */

    CALL DMA_LOAD(TX_CHANNEL,1,TX_BUFFER_LEN,
        TX_BUFF_PTR);
    OUTPUT (CS_588) = 12 OR SHL (TX_CHANNEL,4);
    RETURN; /* RETRANSMIT */

END RETRANSMIT;
```

**Program 3. Receiver acknowledged**

```
RCV_ENABLE: PROCEDURE(CHANNEL,BUFFER_PTR);

    DECLARE CHANNEL BYTE;
    DECLARE BUFFER_PTR POINTER;

    CALL DMA_LOAD(CHANNEL,0,2048,BUFFER_PTR);
    OUTPUT(CS_588) = 8 OR SHL (CHANNEL,4);
    RETURN;

END RCV_ENABLE;
```

**LOCAL-AREA NETWORKS**

**TWO LOW-SPEED NETS RACE TO LINK COMPUTERS**

**AT&T's 1-Mb/s and IBM's 2-Mb/s local-area networks are vying for selection by the IEEE as standard for personal computers** □ *by Robert A. Sehr*

**W**hile the love affair between business and the personal computer shows no signs of cooling, users have complained for a long time about the lack of a way to share information. The decline in fortunes of the corporate information center, starting in the early 1970s, coincided with the rise of the personal computer and soon led to the proliferation of data outside a centrally controlled environment.


But there is new hope that what management has torn asunder, technology will reunite. Networking schemes that were too expensive for all but the largest corporations are dropping in price and are thus becoming attractive to the small and medium-size company. As a result, the race is on to promote a new standard for a network that transmits at rates under 10 Mb/s and inexpensively links personal computers while offering the functionality found in such big-ticket networks as Ethernet. This is the goal behind two sharply contrasting proposals for a small-office network standard being pushed by AT&T Information Systems, Morristown, N.J., and IBM Corp., Armonk, N.Y.—both until now sleeping giants in the business of low-cost local networks.

The major difference between an Ethernet-type net-

work and the new generation of low-cost networks is the rate at which data is transmitted. The proposal from the Institute of Electrical and Electronic Engineers' 802.3 committee—which issued its standard for carrier-sensing-multiple-access-with-collision-detection, or Ethernet-like, networks in November—specified a 10-Mb/s transmission rate. PC Net, the network protocol that IBM recently licensed from Sytek Inc., Mountain View, Calif., carries data at a relatively slow 2 Mb/s; AT&T Co.'s proposed StarLan network—which the company admits is not yet a committed product—carries data at only half that speed.

Though such slow speeds would be unacceptable for host-to-host communication, "there is no need for personal computers to communicate at 10 Mb/s," notes Gregory Ennis, director of systems engineering at Sytek. But even though both StarLan and PC Net operate at relatively slow speeds, they are designed and built so they can be bridged to larger networks. These include networks such as Ethernet in the case of baseband StarLan, and IBM's forthcoming token-ring network in the case of PC Net.

The broadband PC Net, which began life as Sytek's



**1. Broadband PC Network.** A standard 75- $\Omega$  coaxial cable forms the data highway for clusters of up to 1,000 IBM Corp. Personal Computers and 3270 PCs. It will also handle voice and video when the backbone token ring becomes available.



Local Net/PC, uses a standard 75-Ω coaxial cable—the same as is used for cable television—so it can transmit not only data, but voice and video signals as well. It supports up to 72 IBM Personal Computers, PCXTs, or PC ATs within a radius of 1,000 ft. of a node. Using a custom-installed broadband network and a \$695 PC Net adapter card, up to 1,000 personal computers can be connected within a 3-mile area (Fig. 1).

**Seven-layer tree**

PC Net is organized into a hierarchical seven-layer tree structure following the plan set out in the International Organization for Standardization's reference model for local-area networks. There is the physical layer, which contains the electronic and mechanical contents of the transmission medium; the link layer, which contains protocol mechanisms; the network layer, which routes packets between LAN channels or installations; the transport layer, which is responsible for end-to-end data transfers; the session layers, which contain user shells; the presentation layer, which manipulates data into presentation form between points in the network; and the applications layer (Fig. 2).

The net services all but the applications layer, which is left to the vendor of the host terminal or IBM PC to customize to a particular application. "The beauty of it is that it allows for an open concept for applications software," Ennis says. "This is the same philosophy that allowed the IBM PC to proliferate as much as it did."

With IBM's strong marketing force behind PC Net, Ennis expects that third-party software writers will rush to create additional multiuser, multitasking applications,

ensuring its widespread acceptance. "Up until now, writing a network application program has been kind of risky," says Leo Nikora, a product marketing manager at Microsoft Corp., Bellevue, Wash. "There was no single network standard and no single resource-sharing standard. More important, IBM has indicated that PC Net will be software compatible with its token-ring network, which will further increase the market for application programs, Nikora says.


Though some designers question whether Microsoft's MS-DOS and Xenix operating systems can operate at 2 Mb/s, Nikora is sure that PC Net will be able to handle all the traffic that users can throw at it. The reason for this is that actual throughput decreases the further you get from the physical or hardware level: when throughput proves too much for the operating system to handle, it can be buffered outside the operating system under user control.

Below the applications layer are layers of hardware and software welded together to define PC Net's performance. At the network's hub is the PC Net translator, which provides single-channel frequency translation for the network. Up to eight IBM PCs can attach directly to the translator; by using the base expander, a total of 72 IBM PCs can be hung from a single node.

The translator is linked to the IBM PC by up to 200 ft of cable, together with an adapter card that slips into a card slot in the personal computer. At the adapter card's heart is an Intel 82586 controller chip, an 80188 processor, a fixed-frequency modem (which operates at 50.75 MHz for transmission and 219 MHz for receiving), and a Sytek custom chip that complements the 82586 to provide CSMA/CD and modified nonreturn-to-zero (NRZI) data coding.

At the link layer, the link-access protocol provides the CSMA/CD functions that keep users who are seeking the same data on a network from colliding with each other and takes care of error detection. The network level consists of one protocol that is used for packet transfer, which routes packets between separate link-layer channels. Transport-layer protocols follow the ISO Class 4 transport scheme, with the reliable-stream protocol providing a virtual-connection service and the user-datagram protocol providing end-to-end exchanges of packets with a simple best effort.

The session-management protocol—which resides in read-only memory on the network adapter card—builds stream-oriented sessions on top of the reliable-stream proto-



**2. Protocol architecture.** IBM's PC Network implements a hierarchical seven-layer tree architecture providing full network functions up to the applications layer. It is up to the systems integrator to design the applications-layer functions.

col's virtual connections, allowing session participants to be identified by symbolic names. Users can register these symbolic names by means of the name-management protocol in the same layer. Also located in the session layer are the user datagram protocols, which allow users to send datagrams with symbolic names rather than with network addresses, together with the diagnostic and monitoring protocol, which gives the network's statistics and status.

In contrast to the complex structure of PC Net, StarLan's heart is a simple 1-m bus that connects to each personal computer by means of twisted-pair wiring dropped from a building's standard telephone-wiring closet, where the bus is centered (Fig. 3). The twisted pairs terminate in RS-422 line drivers and receivers in the closet. Each hub supports up to 50 users connected within 600 to 800 ft of the wiring closet.

**Telephone-wire tie-in**

In pushing the StarLan proposal before the IEEE 802.3 committee, AT&T noted that most office buildings have a standard telephone connection with 25 twisted pairs, of which only a few are used. As a result, it won't be necessary to rewire existing buildings—or prewire new ones—as is required for Ethernet, its RG-58A/U variant (dubbed Cheapernet), and token-ring networks.

This feature is a major selling point for StarLan. Because it uses commonly available phone wire, which is present in every office building, facilities already exist to tie several hubs together (Fig. 4). Thus, StarLan can be bridged to faster transmission backbone networks, such as Ethernet or Cheapernet.

The worst-case estimate, according to one of the task forces chartered by the IEEE 802.3 committee, puts StarLan's cost at about \$200 per connection, including the network processor, wiring, installation, and repeaters or hubs. Some estimates put the cost as low as \$50 per connection, plus installation. In addition, "moving a computer in the network will be as easy as moving a telephone," says Timothy A. Rock, a member of the technical staff at AT&T Information Systems Laboratories, Holmdel, N.J. "It will actually be easier, since lines in the StarLan network are individually unique."

Regardless of AT&T's claims for StarLan, so many doubts surfaced over the capability of twisted pairs that the IEEE 802.3 committee, meeting in Vancouver, B.C., Canada, in July, formed a task force to study the matter further, and it reported back at the October meeting in San Diego. Among the subjects studied were the effects of distance from the wiring closet and the reliability of old wiring in existing buildings compared with new twisted-pair wiring. Committee chairman Donald Loughry, of Hewlett-Packard Co., Cupertino,

**3. Closeted bus.** A 1-m bus in a building's telephone-wire closet forms the heart of AT&T Information Systems' StarLan. The system uses twisted-wire pairs that hang off the bus to make the attachment to personal computers and link them in the network.


no, Calif., says that twisted pairs can accept transmissions at the 1-Mb/s transmission rate. He adds, however, that it is "something that merits further testing by an independent agency."


In addition, others have raised questions about the advisability of running 1-Mb/s transmissions through twisted pairs. Sytek's Ennis, for one, is skeptical. "I wonder if running that kind of transmission through unshielded twisted pairs meets the Federal Communications Commission's noise requirements," he says. T. A. Rock, however, says almost every test AT&T has run on StarLan demonstrates that it can run safely at 1 Mb/s in existing wiring in most office buildings. (Ironically, one of the few buildings that was unable to pass the test was AT&T's own headquarters.)

The cost of wiring buildings is a significant factor in the acceptance of LANs, and most observers agree that the high cost of the heavy-duty yellow Ethernet cable—as high as \$4 per ft—has prevented Ethernet from becoming popular in small and medium-size offices. As a result, alternative networking schemes using twisted pairs have been developed—for example, Omnet, spawned by Corvus Systems Inc., San Jose, Calif. Omnet, however, does not use collision detection to determine which station gains access to the network. StarLan can detect a collision on the bus; since the bus in the wiring closet is so short that it does not allow the signal to weaken, it enables collision detection to be achieved through logic rather than through the Ethernet-type transceivers that look for voltage shifts.

**New logic**

Further interest in StarLan focuses on the new generation of logic being evaluated for use in the network. The controller will be the successor to Intel Corp.'s 82586, the chip that has been the center of most networking schemes. Designed for networks with data rates under 2 Mb/s, the new chip will be released in the fourth quarter, although the company has already sent samples to what it calls "users with systems savvy." Intel, however, has provided only sketchy details about the new chip—other than to say it will combine the functions that now require two separate chips, as well as add functions that





**4. Cheap wiring.** Proponents of StarLan claim that its use of the ubiquitous four-wire twisted pairs—as found in standard telephone wiring—will contribute dramatically to the drop in wiring prices of local-area networks.

have never before been present. “We’ve provided 90% of StarLan on our new chip,” says Robert Galin, Intel’s director of strategic planning.

The new Intel chip at the center of StarLan provides collision detection at the chip level, using an exponential algorithm to reset transmission time after each detection of a collision. In other words, when two users attempt to access the same data simultaneously, the user who is detected first is allowed to proceed; a busy signal is sent back to the other user or users while the system automatically tries again after a measured period of time that increases after each attempt (Fig. 5).

The Intel chip looks for a phase shift in the Manchester coding, through which baseband networks such as Ethernet recognize signals. Manchester coding splits each bit into a signal and its complement, so that there is always a zero crossing at the middle of the time slot—or each bit sent. A collision will cause this crossing point to

move outside its time window. The limitation on such a system is jitter in the signal. According to AT&T, StarLan can tolerate 50 ns of timing jitter.


Intel’s chip also will provide data coding in the narrower NRZI coding scheme used by broadband networks, which must be more cautious of bandwidth. As a result, the new chip will not only benefit StarLan but could also be used in IBM’s PC Net. “We have tried to make the chip as versatile as possible. While our competitors were trying to decide between broadband and baseband, we wanted something that would optimize the environment,” says Galin.

The new chip reduces cost not only through its reduced size—which means it needs less silicon—but also by taking out such devices as the direct-memory-access controller. The DMA controller restricts the kind of applications that the chip can run, Galin says. Instead, the new chip will depend on systems integrators in order to perform DMA functions.

Sytek’s Ennis says the new chip will be a part of PC Net as soon as it becomes available. He applauds Intel’s flexibility, believing it showed more foresight than the firm’s competitors, which are making more restrictive networking chips primarily for Ethernet and Cheapernet.

Galin says Intel saw a need for a network that could transmit at under 2 Mb/s without being bogged down in specifics. The firm hedged its bets on various proposals for low-cost networks by contributing to all of them. Intel worked with Sytek before the IEEE 802.3 committee and also initiated the task force that began work on another 1-Mb/s LAN based on coaxial cable—the mid-range LAN, proposed by NCR Corp., San Diego. That task force decided that it should concentrate on a single standard proposal and picked StarLan.

“There really should be more than one,” Galin says. “There are some users who will need the voice, video, and data transmissions found in PC Net and will be willing to pay the higher cost. Others won’t need it and will settle on StarLan.” □



**5. New controller.** AT&T Information Systems’ StarLan is being evaluated with a new-generation controller that detects collisions and performs retries using internal logic. Bus length in the wire closet is kept short, enabling the logic to sense a collision.

*Robert A. Sehr is a consultant and writer on network transmission systems.*

# POWER TO THE PCs:

by Lee Gomes

If there ever were a tool that was almost too helpful for its own good, it would have to be the personal computer. While only a few years old, the machines are already so ubiquitous that it's difficult to imagine office life without them. From simple clerical tasks to complex decision support systems, the PC is our constant companion, and we continually expect it to do more and more.

Therein lies a problem, because the PC's bag of tricks is not without restrictions. The biggest limit to the machine

is the fact that despite any number of existing PC networking products it's all but impossible to quickly and easily get PCs on speaking terms with each other.


While increasingly powerful generations of VLSI will make for increasingly powerful software packages, those programs will, by and large, exist in *isolated* machines, doing wonders for individual workers, but little for the organization as a whole. Unless something is done soon, the graphs showing the productivity gains made possible by PCs will soon start to flatten out, after years of shooting almost straight up.

## At Long Last...LANs

Fortunately, something is being done. In fact, *three* things.

- Intel is introducing the 82588 Single Chip LAN Controller. For the first time, a single VLSI device has been

*For office LANs: A new chip, new software—and new networks to use them on.*



The 82588 Single Chip LAN Controller injects new life into office-based PC networks. This highly integrated device is engineered specifically to provide a cost-effective means for office PCs to communicate with each other. It replaces expensive stopgap networking adaptations that were originally designed for more

fashioned into a networking solution for the unique needs of the office.

- Low-cost network standards are emerging, such as IBM's PC Network and STARLAN. The latter is being developed as a cooperative effort by leading computer equipment vendors and OEMs.
- Software to bring a PC LAN alive is being made available by Microsoft Corporation, with its new "Microsoft Networks" product. This trio of developments will mean, once and for all, an end to the so-called "Adidas network" that has been the *de facto* office standard until now.

## Speed, Standards, Dollars and Cents

An observer's first reaction to all this might be, "Just what the world

needs—more PC LAN products." And it's true; there are many varieties of LAN hardware and software available now for PCs.

To appreciate what the 82588 is bringing to the office PC arena, it is necessary to first take a quick look at the products now being used in office-based networks. To date, they have tended to suffer from one—or more—of three major drawbacks:

- Many of these office-based networks were adaptations of networking technologies originally used for mini-computer applications. This means they have been optimized

for high data throughput rates—much higher than is needed in the office. A cluster of word-processing work stations can get by handily on a data transfer rate of 1 or 2 megabytes per second. Using a 10 Mbps link such as Ethernet in many small offices is a bit like using a Mack truck to pick up the groceries. It's an inappropriate—not to mention expensive—use of a technology.

- Many PC LANs can function adequately with networks containing only a few stations—say a dozen or so. But they grow hopelessly congested when more terminals are added. This is a result of using a less-than-optimal collision avoidance access method. The much more efficient collision detection method employed by the 82588 was heretofore unavailable for PC-based LANs because, in the absence of VLSI, it was far too expensive to implement using TTL.

- Many of the inexpensive PC networks that exist suffer from being proprietary systems that were designed before the adoption of industry-wide standards. But now, with the market rapidly coalescing around standards such as Ethernet, STARLAN, and IBM's PC Network, proprietary systems are likely to lose customer favor.

**Enter the 588**


What the office LAN market needs, then, is an inexpensive device that will operate at acceptable performance levels while accommodating emerging industry standards. The 82588 was created with exactly those goals in mind.

The 588 is a "kid sibling" to Intel's 82586 LAN Coprocessor. That latter device has an on-board coprocessor allowing it to handle communications tasks independently of the host CPU, and is the industry-leading IC for high-performance networks like Ethernet. More than 100 companies have designed it

into their products.

Because PC networks tolerate slower bit rates than those found in Ethernet, a higher level of integration is possible in the 82588. The features that require three ICs in Ethernet—the CSMA/CD controller, the encoder/decoder functions, and the collision detection circuitry—are all built into the 82588. As a result, the 82588 need only be joined to an inexpensive transceiver chip to implement STARLAN, and to an RF modem for IBM's PC Network.

A major technical innovation of the 82588 is its on-chip collision detection capability. The 588 has two collision detect schemes: first, it checks the message on a bit-by-bit basis and ascertains that the coding scheme is not violated. If it is violated, a collision is assumed. Second, the 588 calculates a signature of the transmitted data, listens to itself on the receive channel, and re-calculates the signature. A collision is assumed if the two signatures do not



Intel's tiered network model for LANs shows the underlying order in what at first appears to be a muddled marketplace. Different LAN approaches co-exist with each other, to be used at different tiers, depending on the price and performance requirements of the application.

Most of the office desks in the United States have a 25-pair bundled wire running to them for telephones. STARLAN makes use of two unused pairs, one set for transmitting, the other for receiving. By leveraging this installed wiring base, STARLAN keeps costs down.

match. Both methods can be used in STARLAN and the IBM PC Network.

**An Economical Answer**

This level of integration goes a long way in keeping costs down for OEMs. The 82588 comes in a 28 pin DIP, and replaces a whole board full of TTL. It also solves a legion of vexing technical communications problems that the majority of OEMs do not have the resources to answer for themselves. The 82588 enables OEMs to forget about low-level network complexities such as back-off algorithms and address filtering. As a result, designers can concentrate on high-level features, and introduce their product with greater speed and less expense.

There are a number of other ways that the 82588 helps keep costs down. For example, the chip hooks up directly with Intel's 80186 and 80188 microprocessors—no interleaving TTL glue is needed. And rather than store data in inefficient sequential data blocks that are each designed to store the largest possible frame, the chip uses a sophisticated buffer-chaining technique that links small buffers together. That storage technique makes for a prudent use of memory space, an important consideration in PCs. Finally, the 82588 has a

high-level instruction set, meaning OEMs need not spend long months writing low-level driver software.

On a board, the 82588 will enable OEMs to deliver a PC communications peripheral that should end up costing the end-user a few hundred dollars—compared to about \$800 for Cheapernet and \$1,500 or more for Ethernet. As an IC that's built into a system, the 82588 gives OEMs a chance to offer customers a powerful communications capability at an even lower cost.

**Packing A Performance Punch**

The 82588 does not compromise system performance in achieving its considerable economy.

The chip has a very efficient system bus interface. Its 16-bit receive and transmit FIFO buffers allow it to minimize its use of the CPU bus while sending and receiving frames. It also interfaces to an 8 MHz bus with no wait


states, while still maintaining a transfer rate of up to 4 Megabytes per second.

The second performance-enhancer of the 82588 is its high-level command interface. To send a message, the CPU simply stores the frame in memory and sends the device a TRANSMIT command. The 82588 will send the data without constant CPU oversight. That frees the central processor for other tasks, and increases the over-all performance of the entire system.

**Finding the Right Tier**

But what good is a great new communications chip if the LAN market is hopelessly fractured with a number of LAN options? That certainly seems to be the case, what with Ethernet, Cheapernet, token ring, token bus . . . and now, STARLAN and IBM's PC Network.

"We think that the confusion in the LAN marketplace is more supposed



than real," says Bob Dahlberg, Intel's product line manager for LAN components. "What's really happening is that different products are being developed for different applications. Most of the major LAN approaches are complementary to each other, not competitive."

Intel has developed a three-tiered model that is used to explain the cost/performance trade-offs in a seemingly chaotic LAN Market.

Tier One is the Mainframe-to-Mainframe Tier, where large machines exchange data at extremely high speeds. The second level is called the LAN Backbone Tier. Minicomputer-based equipment such as CAD/CAE stations, with their high throughput requirements, use Tier Two links, of which IEEE 802.3 Ethernet is probably the best-known example.

The third tier is called the Department Cluster Tier. This is the level at which personal computers are linked (separate departments are tied together along the LAN Backbone Tier). While the 82586 LAN Coprocessor is used in Tier Two, the 82588 was designed specifically for Tier Three, for use in networks like STARLAN and IBM's PC Network.

#### The Star of STARLAN

Just as Ethernet is the *de facto* standard for Tier Two minicomputer applications, STARLAN is expected soon to play the same role in the office's Tier Three networks.

STARLAN originated from the realization that there was no standard network tailor-made for office-centered applications. A number of companies—Intel, AT&T/IS, Hewlett-Packard, Wang, Tandem, NCR and others—are working together as a task force within the IEEE 802.3 subcommittee to fill that gap. Their objective is to create a cost-effective network designed first and foremost for use by personal computers in the office.

STARLAN's major strength is that it is the first standardized network in which attention is paid to the practical problems involved in wiring a building for a network. To accomplish that, STARLAN is designed to make extensive use of the network already in place in every office: the telephone system. Telephones are hooked up in a star—or radial topology—with each phone connected to a device in a central wiring

closet. The majority of phones in this country are attached through a cable containing 25 twisted-pair wires, but a number of these wires are available for uses other than telephone communication.

*"...The confusion in the LAN marketplace is more supposed than real. Most of the major approaches are complementary to each other, not competitive."*

STARLAN uses four of these free wires—one pair for transmitting, the other for receiving. As with telephones, each network station in STARLAN is connected to a hub, which can be up to 800 feet away. Within the hub is a short bus that connects the nodes.

STARLAN transmits data at 1 Mbps. This speed is more than enough to support the needs of the modern office, where messages are usually relatively short text files.

STARLAN's use of inexpensive twisted-pair wires, which for most customers will already be in place, means very low installation costs. Because it is a four-wire system, inexpensive transceivers can be used. A further reduction of system costs is provided by STARLAN's short bus, which allows the use of logic-based collision detection that eliminates the need for additional hardware. STARLAN's design goal is a total cost to the end-users of \$200 per connection.

#### STARLAN, IBM PC Network . . .

##### And More

The 82588 was designed to be used in both STARLAN and IBM's PC Network, but it can also be easily reconfigured for use in other CSMA/CD networks. An example of its flexibility: the device supports both HDLC framing and 2 Mbps NRZI encoding and decoding, as specified by the IBM PC Network.

OEMs using the 82588 have a highly adaptable device to work with, and no worries about being left behind by a changing marketplace. They'll even be

able to use the same basic design simultaneously in several networking packages.

Says Dahlberg, "That kind of flexibility means an end to a lot of OEM anxiety. They'll be able to gain familiarity with one chip, and use that knowledge to move their products from one market to another."

#### And Software to Boot

Of course, LANs don't live by boards alone, and the specs for STARLAN and IBM's PC Network only deal with hardware questions. Fortunately, networking software for PC LANs is on the way.

Intel now sells iNA 960, the industry's only off-the-shelf implementation of the ISO Transport Layer. It is the job of iNA 960 to break up a message into frames, send the frames to the recipient, and re-assemble the frames on the other end. Most importantly, iNA 960 guarantees that a message is received correctly; otherwise it notifies the user that delivery was impossible.

Transport layer software is a key element in any network. But there are still other software tasks that need tending to before a network can come alive. Those other tasks are represented by Layers Five, Six, and Seven of the ISO model.

Microsoft Corp. has announced its "Microsoft Networks" product that addresses those three layers. The software is available for MS-DOS,\* which Microsoft created. And Intel and Microsoft have announced that they have developed network software protocols (the basis of Microsoft Networks) that allow files to be shared concurrently by multiple users on a LAN. These protocols run under the iRMX™ and XENIX\* operating systems.

#### Reaching The Promised LAN

PCs have already proven themselves to be powerful tools in the office environment, but as yet only the surface of the PC's potential has been scratched. The development of new networking technologies promises to probe the depths of the PC's abilities, opening up a whole new bag of tricks for this machine.

The world has been ready for PC LANs for a long time. Now, with hardware and software in place, PC LANs are finally ready for the world. □

\*MS-DOS and XENIX are trademarks of Microsoft Corp.

than real," says Bob Dahlberg, Intel's product line manager for LAN components. "What's really happening is that different products are being developed for different applications. Most of the major LAN approaches are complementary to each other, not competitive."

Intel has developed a three-tiered model that is used to explain the cost/performance trade-offs in a seemingly chaotic LAN Market.

Tier One is the Mainframe-to-Mainframe Tier, where large machines exchange data at extremely high speeds. The second level is called the LAN Backbone Tier. Minicomputer-based equipment such as CAD/CAE stations, with their high throughput requirements, use Tier Two links, of which IEEE 802.3 Ethernet is probably the best-known example.

The third tier is called the Department Cluster Tier. This is the level at which personal computers are linked (separate departments are tied together along the LAN Backbone Tier). While the 82586 LAN Coprocessor is used in Tier Two, the 82588 was designed specifically for Tier Three, for use in networks like STARLAN and IBM's PC Network.

#### The Star of STARLAN

Just as Ethernet is the *de facto* standard for Tier Two minicomputer applications, STARLAN is expected soon to play the same role in the office's Tier Three networks.

STARLAN originated from the realization that there was no standard network tailor-made for office-centered applications. A number of companies—Intel, AT&T/IS, Hewlett-Packard, Wang, Tandem, NCR and others—are working together as a task force within the IEEE 802.3 subcommittee to fill that gap. Their objective is to create a cost-effective network designed first and foremost for use by personal computers in the office.

STARLAN's major strength is that it is the first standardized network in which attention is paid to the practical problems involved in wiring a building for a network. To accomplish that, STARLAN is designed to make extensive use of the network already in place in every office: the telephone system. Telephones are hooked up in a star—or radial topology—with each phone connected to a device in a central wiring

closet. The majority of phones in this country are attached through a cable containing 25 twisted-pair wires, but a number of these wires are available for uses other than telephone communication.

*"...The confusion in the LAN marketplace is more supposed than real. Most of the major approaches are complementary to each other, not competitive."*

STARLAN uses four of these free wires—one pair for transmitting, the other for receiving. As with telephones, each network station in STARLAN is connected to a hub, which can be up to 800 feet away. Within the hub is a short bus that connects the nodes.

STARLAN transmits data at 1 Mbps. This speed is more than enough to support the needs of the modern office, where messages are usually relatively short text files.

STARLAN's use of inexpensive twisted-pair wires, which for most customers will already be in place, means very low installation costs. Because it is a four-wire system, inexpensive transceivers can be used. A further reduction of system costs is provided by STARLAN's short bus, which allows the use of logic-based collision detection that eliminates the need for additional hardware. STARLAN's design goal is a total cost to the end-users of \$200 per connection.

#### STARLAN, IBM PC Network . . .

##### And More

The 82588 was designed to be used in both STARLAN and IBM's PC Network, but it can also be easily reconfigured for use in other CSMA/CD networks. An example of its flexibility: the device supports both HDLC framing and 2 Mbps NRZI encoding and decoding, as specified by the IBM PC Network.

OEMs using the 82588 have a highly adaptable device to work with, and no worries about being left behind by a changing marketplace. They'll even be

able to use the same basic design simultaneously in several networking packages.

Says Dahlberg, "That kind of flexibility means an end to a lot of OEM anxiety. They'll be able to gain familiarity with one chip, and use that knowledge to move their products from one market to another."

#### And Software to Boot

Of course, LANs don't live by boards alone, and the specs for STARLAN and IBM's PC Network only deal with hardware questions. Fortunately, networking software for PC LANs is on the way.

Intel now sells iNA 960, the industry's only off-the-shelf implementation of the ISO Transport Layer. It is the job of iNA 960 to break up a message into frames, send the frames to the recipient, and re-assemble the frames on the other end. Most importantly, iNA 960 guarantees that a message is received correctly; otherwise it notifies the user that delivery was impossible.

Transport layer software is a key element in any network. But there are still other software tasks that need tending to before a network can come alive. Those other tasks are represented by Layers Five, Six, and Seven of the ISO model.

Microsoft Corp. has announced its "Microsoft Networks" product that addresses those three layers. The software is available for MS-DOS,\* which Microsoft created. And Intel and Microsoft have announced that they have developed network software protocols (the basis of Microsoft Networks) that allow files to be shared concurrently by multiple users on a LAN. These protocols run under the iRMX™ and XENIX\* operating systems.

#### Reaching The Promised LAN

PCs have already proven themselves to be powerful tools in the office environment, but as yet only the surface of the PC's potential has been scratched. The development of new networking technologies promises to probe the depths of the PC's abilities, opening up a whole new bag of tricks for this machine.

The world has been ready for PC LANs for a long time. Now, with hardware and software in place, PC LANs are finally ready for the world. □

\*MS-DOS and XENIX are trademarks of Microsoft Corp.



---

# Global Communications Data Sheets

---

9







# 8251A PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
- Synchronous 5–8 Bit Characters; Internal or External Character Synchronization; Automatic Sync Insertion
- Asynchronous 5–8 Bit Characters; Clock Rate—1, 16 or 64 Times Baud Rate; Break Character Generation; 1, 1½, or 2 Stop Bits; False Start Bit Detection; Automatic Break Detect and Handling
- Synchronous Baud Rate—DC to 64K Baud
- Asynchronous Baud Rate—DC to 19.2K Baud
- Full-Duplex, Double-Buffered Transmitter and Receiver
- Error Detection—Parity, Overrun and Framing
- Compatible with an Extended Range of Intel Microprocessors
- 28-Pin DIP Package
- All Inputs and Outputs are TTL Compatible
- Available in EXPRESS
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8251A is the enhanced version of the industry standard, Intel 8251 Universal Synchronous/Asynchronous Receiver/Transmitter (USART), designed for data communications with Intel's microprocessor families such as MCS-48, 80, 85, and iAPX-86, 88. The 8251A is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM "bi-sync"). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously, it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET, TxEMPTY. The chip is fabricated using N-channel silicon gate technology.



**Figure 1. Block Diagram**



**Figure 2. Pin Configuration**

## FEATURES AND ENHANCEMENTS

The 8251A is an advanced design of the industry standard USART, the Intel® 8251. The 8251A operates with an extended range of Intel microprocessors and maintains compatibility with the 8251. Familiarization time is minimal because of compatibility and involves only knowing the additional features and enhancements, and reviewing the AC and DC specifications of the 8251A.

The 8251A incorporates all the key features of the 8251 and has the following additional features and enhancements:

- 8251A has double-buffered data paths with separate I/O registers for control, status, Data In, and Data Out, which considerably simplifies control programming and minimizes CPU overhead.
- In asynchronous operations, the Receiver detects and handles "break" automatically, relieving the CPU of this task.
- A refined Rx initialization prevents the Receiver from starting when in "break" state, preventing unwanted interrupts from a disconnected USART.
- At the conclusion of a transmission, TxD line will always return to the marking state unless SBRK is programmed.
- Tx Enable logic enhancement prevents a Tx Disable command from halting transmission until all data previously written has been transmitted. The logic also prevents the transmitter from turning off in the middle of a word.
- When External Sync Detect is programmed, Internal Sync Detect is disabled, and an External Sync Detect status is provided via a flip-flop which clears itself upon a status read.
- Possibility of false sync detect is minimized by ensuring that if double character sync is programmed, the characters be contiguously detected and also by clearing the Rx register to all ones whenever Enter Hunt command is issued in Sync mode.
- As long as the 8251A is not selected, the  $\overline{RD}$  and  $\overline{WR}$  do not affect the internal operation of the device.
- The 8251A Status can be read at any time but the status update will be inhibited during status read.
- The 8251A is free from extraneous glitches and has enhanced AC and DC characteristics, providing higher speed and better operating margins.
- Synchronous Baud rate from DC to 64K.

## FUNCTIONAL DESCRIPTION

### General

The 8251A is a Universal Synchronous/Asynchronous Receiver/Transmitter designed for a wide range of Intel microcomputers such as 8048, 8080, 8085, 8086 and 8088. Like other I/O devices in a microcomputer system, its functional configuration is programmed by the system's software for maximum flexibility. The 8251A can support most serial data techniques in use, including IBM "bi-sync."

In a communication environment an interface device must convert parallel format system data into serial format for transmission and convert incoming serial format data into parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple input or output of byte-oriented system data.

### Data Bus Buffer

This 3-state, bidirectional, 8-bit buffer is used to interface the 8251A to the system Data Bus. Data is transmitted or received by the buffer upon execution of INput or OUTput instructions of the CPU. Control words, Command words and Status information are also transferred through the Data Bus Buffer. The Command Status, Data-In and Data-Out registers are separate, 8-bit registers communicating with the system bus through the Data Bus Buffer.

This functional block accepts inputs from the system Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for the device functional definition.

### RESET (Reset)

A "high" on this input forces the 8251A into an "Idle" mode. The device will remain at "Idle" until a new set of control words is written into the 8251A to program its functional definition. Minimum RESET pulse width is  $6 t_{CY}$  (clock must be running).

A command reset operation also puts the device into the "Idle" state.

**CLK (Clock)**

The CLK input is used to generate internal device timing and is normally connected to the Phase 2 (TTL) output of the Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be greater than 30 times the Receiver or Transmitter data bit rates.

**WR (Write)**

A "low" on this input informs the 8251A that the CPU is writing data or control words to the 8251A.

**RD (Read)**

A "low" on this input informs the 8251A that the CPU is reading data or status information from the 8251A.

**C/D (Control/Data)**

This input, in conjunction with the  $\overline{WR}$  and  $\overline{RD}$  inputs, informs the 8251A that the word on the Data Bus is either a data character, control word or status information.


1 = CONTROL/STATUS; 0 = DATA.

**CS (Chip Select)**

A "low" on this input selects the 8251A. No reading or writing will occur unless the device is selected. When  $\overline{CS}$  is high, the Data Bus is in the float state and  $\overline{RD}$  and  $\overline{WR}$  have no effect on the chip.

**Modem Control**

The 8251A has a set of control inputs and outputs that can be used to simplify the interface to almost any modem. The modem control signals are general purpose in nature and can be used for functions other than modem control, if necessary.



**Figure 3. 8251A Block Diagram Showing Data Bus Buffer and Read/Write Logic Functions**

**DSR (Data Set Ready)**

The  $\overline{DSR}$  input signal is a general-purpose, 1-bit inverting input port. Its condition can be tested by the CPU using a Status Read operation. The  $\overline{DSR}$  input is normally used to test modem conditions such as Data Set Ready.

**DTR (Data Terminal Ready)**

The  $\overline{DTR}$  output signal is a general-purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The  $\overline{DTR}$  output signal is normally used for modem control such as Data Terminal Ready.

**RTS (Request to Send)**

The  $\overline{RTS}$  output signal is a general-purpose, 1-bit inverting output port. It can be set "low" by programming the appropriate bit in the Command Instruction word. The  $\overline{RTS}$  output signal is normally used for modem control such as Request to Send.

**CTS (Clear to Send)**

A "low" on this input enables the 8251A to transmit serial data if the Tx Enable bit in the Command byte is set to a "one." If either a Tx Enable off or  $\overline{CTS}$  off condition occurs while the Tx is in operation, the Tx will transmit all the data in the USART, written prior to Tx Disable command before shutting down.

C/D	RD	WR	CS	
0	0	1	0	8251A DATA ⇒ DATA BUS
0	1	0	0	DATA BUS ⇒ 8251A DATA
1	0	1	0	STATUS ⇒ DATA BUS
1	1	0	0	DATA BUS ⇒ CONTROL
X	1	1	0	DATA BUS ⇒ 3-STATE
X	X	X	1	DATA BUS ⇒ 3-STATE

### Transmitter Buffer

The Transmitter Buffer accepts parallel data from the Data Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication technique) and outputs a composite serial stream of data on the Tx<sub>D</sub> output pin on the falling edge of Tx<sub>C</sub>. The transmitter will begin transmission upon being enabled if CTS = 0. The Tx<sub>D</sub> line will be held in the marking state immediately upon a master Reset or when Tx Enable or CTS is off or the transmitter is empty.

### Transmitter Control

The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues signals both externally and internally to accomplish this function.

### TxDY (Transmitter Ready)

This output signals the CPU that the transmitter is ready to accept a data character. The TxRDY output pin can be used as an interrupt to the system, since it is masked by TxEnable; or, for Polled operation, the CPU can check TxRDY using a Status Read operation. TxRDY is automatically reset by the leading edge of WR when a data character is loaded from the CPU.

Note that when using the Polled operation, the TxRDY status bit is *not* masked by TxEnable, but will only indicate the Empty/Full Status of the Tx Data Input Register.

### TxE (Transmitter Empty)

When the 8251A has no characters to send, the TxEMPTY output will go "high." It resets upon receiving a character from CPU if the transmitter is enabled. TxEMPTY remains high when the transmitter is disabled. TxEMPTY can be used to indicate the end of a transmission mode, so that the CPU "knows" when to "turn the line around" in the half-duplex operational mode.

In the Synchronous mode, a "high" on this output indicates that a character has not been loaded and the SYNC character or characters are about to be or are being transmitted automatically as "fillers." TxEMPTY does not go low when the SYNC characters are being shifted out.




Figure 4. 8251A Block Diagram Showing Modem and Transmitter Buffer and Control Functions

### TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission mode, the Baud Rate (1x) is equal to the Tx<sub>C</sub> frequency. In Asynchronous transmission mode, the baud rate is a fraction of the actual Tx<sub>C</sub> frequency. A portion of the mode instruction selects this factor; it can be 1, 1/16 or 1/64 the Tx<sub>C</sub>.

For Example:

- If Baud Rate equals 110 Baud, Tx<sub>C</sub> equals 110 Hz in the 1x mode.
- Tx<sub>C</sub> equals 1.72 kHz in the 16x mode.
- Tx<sub>C</sub> equals 7.04 kHz in the 64x mode.

The falling edge of Tx<sub>C</sub> shifts the serial data out of the 8251A.

### Receiver Buffer

The Receiver accepts serial data, converts this serial input to parallel format, checks for bits or characters that are unique to the communication technique and sends an "assembled" character to the CPU. Serial data is input to Rx<sub>D</sub> pin, and is clocked in on the rising edge of Rx<sub>C</sub>.

## Receiver Control

This functional block manages all receiver-related activities which consists of the following features.

The RxD initialization circuit prevents the 8251A from mistaking an unused input line for an active low data line in the "break condition." Before starting to receive serial characters on the RxD line, a valid "1" must first be detected after a chip master Reset. Once this has been determined, a search for a valid low (Start bit) is enabled. This feature is only active in the asynchronous mode, and is only done once for each master Reset.

The False Start bit detection circuit prevents false starts due to a transient noise spike by first detecting the falling edge and then strobing the nominal center of the Start bit (RxD = low).

Parity error detection sets the corresponding status bit.

The Framing Error status bit is set if the Stop bit is absent at the end of the data byte (asynchronous mode).

## RxRDY (Receiver Ready)

This output indicates that the 8251A contains a character that is ready to be input to the CPU. RxRDY can be connected to the interrupt structure of the CPU or, for polled operation, the CPU can check the condition of RxRDY using a Status Read operation.

RxEnable, when off, holds RxRDY in the Reset Condition. For Asynchronous mode, to set RxRDY, the Receiver must be enabled to sense a Start Bit and a complete character must be assembled and transferred to the Data Output Register. For Synchronous mode, to set RxRDY, the Receiver must be enabled and a character must finish assembly and be transferred to the Data Output Register.

Failure to read the received character from the Rx Data Output Register prior to the assembly of the next Rx Data character will set overrun condition error and the previous character will be written over and lost. If the Rx Data is being read by the CPU when the internal transfer is occurring, overrun error will be set and the old character will be lost.

## RxC (Receiver Clock)

The Receiver Clock controls the rate at which the character is to be received. In Synchronous Mode, the Baud Rate (1x) is equal to the actual frequency of RxC. In Asynchronous Mode, the Baud Rate is a fraction of the actual RxC frequency. A portion of the mode instruction selects this factor: 1, 1/16 or 1/64 the RxC.

For example:

Baud Rate equals 300 Baud, if  
 RxC equals 300 Hz in the 1x mode;  
 RxC equals 4800 Hz in the 16x mode;  
 RxC equals 19.2 kHz in the 64x mode.

Baud Rate equals 2400 Baud, if  
 RxC equals 2400 Hz in the 1x mode;  
 RxC equals 38.4 kHz in the 16x mode;  
 RxC equals 153.6 kHz in the 64x mode.

Data is sampled into the 8251A on the rising edge of RxC.

**NOTE:** In most communications systems, the 8251A will be handling both the transmission and reception operations of a single link. Consequently, the Receive and Transmit Baud Rates will be the same. Both TxC and RxC will require identical frequencies for this operation and can be tied together and connected to a single frequency source (Baud Rate Generator) to simplify the interface.




Figure 5. 8251A Block Diagram Showing Receiver Buffer and Control Functions

**SYNDET (SYNC Detect/  
BRKDET Break Detect)**

This pin is used in Synchronous Mode for SYNDET and may be used as either input or output, programmable through the Control Word. It is reset to output mode low upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go "high" to indicate that the 8251A has located the SYNC character in the Receive mode. If the 8251A is programmed to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status Read operation.

When used as an input (external SYNC detect mode), a positive going signal will cause the 8251A to start assembling data characters on the rising edge of the next RxC. Once in SYNC, the "high" input signal can be removed. When External SYNC Detect is programmed, Internal SYNC Detect is disabled.

**BREAK (Async Mode Only)**

This output will go high whenever the receiver remains low through two consecutive stop bit sequences (including the start bits, data bits, and parity bits). Break Detect may also be read as a Status bit. It is reset only upon a master chip Reset or Rx Data returning to a "one" state.




Figure 6. 8251A Interface to 8080 Standard System Bus

**DETAILED OPERATION DESCRIPTION**

**General**

The complete functional definition of the 8251A is programmed by the system's software. A set of control words must be sent out by the CPU to initialize the 8251A to support the desired communications format. These control words will program the: BAUD RATE, CHARACTER LENGTH, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCHRONOUS OPERATION, EVEN/ODD/OFF PARITY, etc. In the Synchronous Mode, options are also provided to select either internal or external character synchronization.

Once programmed, the 8251A is ready to perform its communication functions. The TxRDY output is raised "high" to signal the CPU that the 8251A is ready to receive a data character from the CPU. This output (TxRDY) is reset automatically when the CPU writes a character into the 8251A. On the other hand, the 8251A receives serial data from the MODEM or I/O device. Upon receiving an entire character, the RxRDY output is raised "high" to signal the CPU that the 8251A has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU data read operation.

The 8251A cannot begin transmission until the Tx Enable (Transmitter Enable) bit is set in the Command Instruction and it has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.




Figure 7. Typical Data Block



### Programming the 8251A

Prior to starting data transmission or reception, the 8251A must be loaded with a set of control words generated by the CPU. These control signals define the complete functional definition of the 8251A and must immediately follow a Reset operation (internal or external).

The control words are split into two formats:

1. Mode Instruction
2. Command Instruction

### Mode Instruction

This instruction defines the general operational characteristics of the 8251A. It must follow a Reset operation (internal or external). Once the Mode Instruction has been written into the 8251A by the CPU, SYNC characters or Command Instructions may be written.

### Command Instruction

This instruction defines a word that is used to control the actual operation of the 8251A.

Both the Mode and Command Instructions must conform to a specified sequence for proper device operation (see Figure 7). The Mode Instruction must be written immediately following a Reset operation, prior to using the 8251A for data communication.

All control words written into the 8251A after the Mode Instruction will load the Command Instruction. Command Instructions can be written into the 8251A at any time in the data block during the operation of the 8251A. To return to the Mode Instruction format, the master Reset bit in the Command Instruction word can be set to initiate an internal Reset operation which automatically places the 8251A back into the Mode Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.

### Mode Instruction Definition

The 8251A can be used for either Asynchronous or Synchronous data communication. To understand how the Mode Instruction defines the functional operation of the 8251A, the designer can best view the device as two separate components, one Asynchronous and the other Synchronous, sharing

the same package. The format definition can be changed only after a master chip Reset. For explanation purposes the two formats will be isolated.

**NOTE:** When parity is enabled it is not considered as one of the data bits for the purpose of programming the word length. The actual parity bit received on the Rx Data line cannot be read on the Data Bus. In the case of a programmed character length of less than 8 bits, the least significant Data Bus bits will hold the data; unused bits are "don't care" when writing data to the 8251A, and will be "zeros" when reading the data from the 8251A.

### Asynchronous Mode (Transmission)

Whenever a data character is sent by the CPU the 8251A automatically adds a Start bit (low level) followed by the data bits (least significant bit first), and the programmed number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as defined by the Mode Instruction. The character is then transmitted as a serial data stream on the TxD output. The serial data is shifted out on the falling edge of  $\overline{\text{Tx}}\overline{\text{C}}$  at a rate equal to 1, 1/16, or 1/64 that of the  $\overline{\text{Tx}}\overline{\text{C}}$ , as defined by the Mode Instruction. BREAK characters can be continuously sent to the TxD if commanded to do so.

When no data characters have been loaded into the 8251A the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.




Figure 8. Mode Instruction Format, Asynchronous Mode

### Asynchronous Mode (Receive)

The Rx $\bar{D}$  line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nominal center (16X or 64X mode only). If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter thus locates the center of the data bits, the parity bit (if it exists) and the stop bits. If parity error occurs, the parity error flag is set. Data and parity bits are sampled on the Rx $\bar{D}$  pin with the rising edge of  $\bar{RxC}$ . If a low level is detected as the STOP bit, the Framing Error flag will be set. The STOP bit signals the end of a character. Note that the receiver requires only *one* stop bit, regardless of the number of stop bits programmed. This character is then loaded into the parallel I/O buffer of the 8251A. The RxRDY pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by the CPU, the present character replaces it in the I/O buffer, and the **OVERRUN** Error flag is raised (thus the previous character is lost). All of the error flags can be reset by an Error Reset Instruction. The occurrence of any of these errors will not affect the operation of the 8251A.





Figure 9. Asynchronous Mode

### Synchronous Mode (Transmission)

The Tx $\bar{D}$  output is continuously high until the CPU sends its first character to the 8251A which usually is a SYNC character. When the  $\bar{CTS}$  line goes low, the first character is serially transmitted out. All characters are shifted out on the falling edge of  $\bar{TxC}$ . Data is shifted out at the same rate as the  $\bar{TxC}$ .

Once transmission has started, the data stream at the Tx $\bar{D}$  output must continue at the  $\bar{TxC}$  rate. If the CPU does not provide the 8251A with a data character before the 8251A Transmitter Buffers become empty, the SYNC characters (or character if in single SYNC character mode) will be automatically inserted in the Tx $\bar{D}$  data stream. In this case, the TxEMPTY pin is raised high to signal that the 8251A is empty and SYNC characters are being sent out. TxEMPTY does not go low when the SYNC is being shifted out (see figure below). The TxEMPTY pin is internally reset by a data character being written into the 8251A.



### Synchronous Mode (Receive)

In this mode, character synchronization can be internally or externally achieved. If the SYNC mode has been programmed, ENTER HUNT command should be included in the first command instruction word written. Data on the Rx $\bar{D}$  pin is then sampled on the rising edge of  $\bar{RxC}$ . The content of the Rx buffer is compared at every bit boundary with the first SYNC character until a match occurs. If the 8251A has been programmed for two SYNC characters, the subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYND $\bar{E}$ T pin is then set high, and is reset automatically by a STATUS READ. If parity is programmed, SYND $\bar{E}$ T will not be set until the middle of the parity bit instead of the middle of the last data bit.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYND $\bar{E}$ T pin, thus forcing the 8251A out of the HUNT mode. The high level can be removed after one  $\bar{RxC}$  cycle. An ENTER HUNT command has no effect in the asynchronous mode of operation.

Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. Parity is checked when not in Hunt, regardless of whether the Receiver is enabled or not.




Figure 10. Mode Instruction Format, Synchronous Mode

The CPU can command the receiver to enter the HUNT mode if synchronization is lost. This will also set all the used character bits in the buffer to a "one," thus preventing a possible false SYNDET caused by data that happens to be in the Rx Buffer at ENTER HUNT time. Note that the SYNDET F/F is reset at each Status Read, regardless of whether internal or external SYNC has been programmed. This does not cause the 8251A to return to the HUNT mode. When in SYNC mode, but not in HUNT, Sync Detection is still functional, but only occurs at the "known" word boundaries. Thus, if one Status Read indicates SYNDET and a second Status Read also indicates SYNDET, then the programmed SYNDET characters have been received since the previous Status Read. (If double character sync has been programmed, then both sync characters have been contiguously received to gate a SYNDET indication.) When external SYNDET mode is selected, internal Sync Detect is disabled, and the SYNDET F/F may be set at any bit boundary.




Figure 11. Data Format, Synchronous Mode

### COMMAND INSTRUCTION DEFINITION

Once the functional definition of the 8251A has been programmed by the Mode Instruction and the sync characters are loaded (if in Sync Mode) then the device is ready to be used for data communication. The Command Instruction controls the actual operation of the selected format. Functions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction.

Once the Mode Instruction has been written into the 8251A and Sync characters inserted, if necessary, then all further "control writes" (C/D = 1) will load a Command Instruction. A Reset Operation (internal or external) will return the 8251A to the Mode Instruction format.

**Note:** Internal Reset on Power-up

When power is first applied, the 8251A may come up in the Mode, Sync character or Command format. To guarantee that the device is in the Command Instruction format before the Reset command is issued, it is safest to execute the worst-case initialization sequence (sync mode with two sync characters). Loading three 00Hs consecutively into the device with C/D = 1 configures sync operation and writes two dummy 00H sync characters. An Internal Reset command (40H) may then be issued to return the device to the "Idle" state.




Figure 12. Command Instruction Format

**STATUS READ DEFINITION**

In data communication systems it is often necessary to examine the "status" of the active device to ascertain if errors have occurred or other conditions that require the processor's attention. The 8251A has facilities that allow the programmer to "read" the status of the device at any time during the functional operation. (Status update is inhibited during status read.)

A normal "read" command is issued by the CPU with C/D = 1 to accomplish this function.

Some of the bits in the Status Read Format have identical meanings to external output pins so that the 8251A can be used in a completely polled or interrupt-driven environment. TxRDY is an exception.

Note that status update can have a maximum delay of 28 clock periods from the actual event affecting the status.




Figure 13. Status Read Format

**APPLICATIONS OF THE 8251A**




Figure 14. Asynchronous Serial Interface to CRT Terminal, DC-9600 Baud




Figure 15. Synchronous Interface to Terminal or Peripheral Device




Figure 17. Synchronous Interface to Telephone Lines




Figure 16. Asynchronous Interface to Telephone Lines

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ..... 0°C to 70°C  
 Storage Temperature ..... -65°C to +150°C  
 Voltage On Any Pin  
     With Respect To Ground ..... -0.5V to +7V  
 Power Dissipation ..... 1 Watt

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ ,  $\text{GND} = 0\text{V}$ )\*

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2.0	$V_{CC}$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL} = 2.2\text{ mA}$
$V_{OH}$	Output High Voltage	2.4		V	$I_{OL} = -400\ \mu\text{A}$
$I_{OFL}$	Output Float Leakage		$\pm 10$	$\mu\text{A}$	$V_{OUT} = V_{CC}$ TO 0.45V
$I_{IL}$	Input Leakage		$\pm 10$	$\mu\text{A}$	$V_{IN} = V_{CC}$ TO 0.45V
$I_{CC}$	Power Supply Current		100	mA	All Outputs = High

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ ,  $V_{CC} = \text{GND} = 0\text{V}$ )

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$C_{IN}$	Input Capacitance		10	pF	$f_c = 1\text{MHz}$
$C_{I/O}$	I/O Capacitance		20	pF	Unmeasured pins returned to GND

**A.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = 5.0\text{V} \pm 5\%$ ,  $\text{GND} = 0\text{V}$ )\*

**Bus Parameters** (Note 1)

**READ CYCLE**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AR}$	Address Stable Before $\overline{\text{READ}}$ ( $\overline{\text{CS}}$ , $\text{C}/\overline{\text{D}}$ )	0		ns	Note 2
$t_{RA}$	Address Hold Time for $\overline{\text{READ}}$ ( $\overline{\text{CS}}$ , $\text{C}/\overline{\text{D}}$ )	0		ns	Note 2
$t_{RR}$	$\overline{\text{READ}}$ Pulse Width	250		ns	
$t_{RD}$	Data Delay from $\overline{\text{READ}}$		200	ns	3, $C_L = 150\text{ pF}$
$t_{DF}$	$\overline{\text{READ}}$ to Data Floating	10	100	ns	

**WRITE CYCLE**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AW}$	Address Stable Before $\overline{\text{WRITE}}$	0		ns	
$t_{WA}$	Address Hold Time for $\overline{\text{WRITE}}$	0		ns	
$t_{WW}$	$\overline{\text{WRITE}}$ Pulse Width	250		ns	
$t_{DW}$	Data Set-Up Time for $\overline{\text{WRITE}}$	150		ns	
$t_{WD}$	Data Hold Time for $\overline{\text{WRITE}}$	20		ns	
$t_{RV}$	Recovery Time Between $\overline{\text{WRITES}}$	6		$t_{CY}$	Note 4

**A.C. CHARACTERISTICS (Continued)**
**OTHER TIMINGS**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{CY}$	Clock Period	320	1350	ns	Notes 5, 6
$t_{\overline{H}}$	Clock High Pulse Width	120	$t_{CY}-90$	ns	
$t_{\overline{L}}$	Clock Low Pulse Width	90		ns	
$t_R, t_F$	Clock Rise and Fall Time		20	ns	
$t_{DTX}$	TxD Delay from Falling Edge of $\overline{TxC}$		1	$\mu s$	
$f_{Tx}$	Transmitter Input Clock Frequency 1x Baud Rate 16x Baud Rate 64x Baud Rate	DC DC DC	64 310 615	kHz kHz kHz	
$t_{TPW}$	Transmitter Input Clock Pulse Width 1x Baud Rate 16x and 64x Baud Rate	12 1		$t_{CY}$ $t_{CY}$	
$t_{TPD}$	Transmitter Input Clock Pulse Delay 1x Baud Rate 16x and 64x Baud Rate	15 3		$t_{CY}$ $t_{CY}$	
$f_{Rx}$	Receiver Input Clock Frequency 1x Baud Rate 16x Baud Rate 64x Baud Rate	DC DC DC	64 310 615	kHz kHz kHz	
$t_{RPW}$	Receiver Input Clock Pulse Width 1x Baud Rate 16x and 64x Baud Rate	12 1		$t_{CY}$ $t_{CY}$	
$t_{RPD}$	Receiver Input Clock Pulse Delay 1x Baud Rate 16x and 64x Baud Rate	15 3		$t_{CY}$ $t_{CY}$	
$t_{TxRDY}$	TxRDY Pin Delay from Center of Last Bit		14	$t_{CY}$	Note 7
$t_{TxRDY\ CLEAR}$	TxRDY $\downarrow$ from Leading Edge of $\overline{WR}$		400	ns	Note 7
$t_{RxRDY}$	RxRDY Pin Delay from Center of Last Bit		26	$t_{CY}$	Note 7
$t_{RxRDY\ CLEAR}$	RxRDY $\downarrow$ from Leading Edge of $\overline{RD}$		400	ns	Note 7
$t_{IS}$	Internal SYNDET Delay from Rising Edge of $\overline{RxC}$		26	$t_{CY}$	Note 7
$t_{ES}$	External SYNDET Set-Up Time After Rising Edge of $\overline{RxC}$	$16t_{CY}$	$t_{RPD}-t_{CY}$	ns	Note 7
$t_{TxEMPTY}$	TxEMPTY Delay from Center of Last Bit		20	$t_{CY}$	Note 7
$t_{WC}$	Control Delay from Rising Edge of WRITE (TxEn, DTR, RTS)		8	$t_{CY}$	Note 7
$t_{CR}$	Control to READ Set-Up Time ( $\overline{DSR}$ , $\overline{CTS}$ )	20		$t_{CY}$	Note 7

**\*NOTE:**


- For Extended Temperature EXPRESS, use MIL 8251A electrical parameters.

**A.C. CHARACTERISTICS (Continued)**


**NOTES:**

1. AC timings measured  $V_{OH} = 2.0$ ,  $V_{OL} = 0.8$ , and with load circuit of Figure 1.
2. Chip Select (CS) and Command/Data (C/D) are considered as Addresses.
3. Assumes that Address is valid before  $R_D\downarrow$ .
4. This recovery time is for Mode Initialization only. Write Data is allowed only when  $TxRDY = 1$ . Recovery Time between Writes for Asynchronous Mode is  $8 t_{CY}$  and for Synchronous Mode is  $16 t_{CY}$ .
5. The TxC and RxC frequencies have the following limitations with respect to CLK: For 1x Baud Rate,  $f_{Tx}$  or  $f_{Rx} \leq 1/(30 t_{CY})$ :  
For 16x and 64x Baud Rate,  $f_{Tx}$  or  $f_{Rx} \leq 1/(4.5 t_{CY})$ .
6. Reset Pulse Width =  $6 t_{CY}$  minimum; System Clock must be running during Reset.
7. Status update can have a maximum delay of 28 clock periods from the event affecting the status.
8. In external sync mode the tes spec. requires the ratio of the system clock (clock) to receive or transmit bit ratios to be greater than 34.


**TYPICAL  $\Delta$  OUTPUT DELAY VS.  $\Delta$  CAPACITANCE ( $\mu$ F)**



**A.C. TESTING INPUT, OUTPUT WAVEFORM**




**A.C. TESTING LOAD CIRCUIT**






WAVEFORMS


SYSTEM CLOCK INPUT




TRANSMITTER CLOCK AND DATA




RECEIVER CLOCK AND DATA



WRITE DATA CYCLE (CPU → USART)




READ DATA CYCLE (CPU ← USART)




WAVEFORMS (Continued)

WRITE CONTROL OR OUTPUT PORT CYCLE (CPU → USART)




READ CONTROL OR INPUT PORT (CPU ← USART)



NOTE #1:  $t_{WC}$  INCLUDES THE RESPONSE TIMING OF A CONTROL BYTE.  
 NOTE #2:  $t_{CR}$  INCLUDES THE EFFECT OF CTS ON THE TxENBL CIRCUITRY.


TRANSMITTER CONTROL AND FLAG TIMING (ASYNC MODE)




EXAMPLE FORMAT = 7 BIT CHARACTER WITH PARITY & 2 STOP BITS.

WAVEFORMS (Continued)


RECEIVER CONTROL AND FLAG TIMING (ASYNC MODE)



TRANSMITTER CONTROL AND FLAG TIMING (SYNC MODE)



RECEIVER CONTROL AND FLAG TIMING (SYNC MODE)







# 8273, 8273-4 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER

- CCITT X.25 Compatible
- HDLC/SDLC Compatible
- Full Duplex, Half Duplex, or Loop SDLC Operation
- Up to 64K Baud Synchronous Transfers (56K Baud with 8273-4)
- Automatic FCS (CRC) Generation and Checking
- Up to 9.6K Baud with On-Board Phase Locked Loop
- Programmable NRZI Encode/Decode
- Two User Programmable Modem Control Ports
- Digital Phase Locked Loop Clock Recovery
- Minimum CPU Overhead
- Fully Compatible with 8048/8080/8085/8088/8086/80188/80186 CPUs
- Single +5V Supply

The Intel® 8273 Programmable HDLC/SDLC Protocol Controller is a dedicated device designed to support the ISO/CCITT's HDLC and IBM's SDLC communication line protocols. It is fully compatible with Intel's new high performance microcomputer systems such as the MCS1 88/186™. A frame level command set is achieved by a unique microprogrammed dual processor chip architecture. The processing capability supported by the 8273 relieves the system CPU of the low level real-time tasks normally associated with controllers.



**Figure 1. Block Diagram**



**Figure 2. Pin Configuration**

## A BRIEF DESCRIPTION OF HDLC/SDLC PROTOCOLS

### General

The High Level Data Link Control (HDLC) is a standard communication link protocol established by International Standards Organization (ISO). HDLC is the discipline used to implement ISO X.25 packet switching systems.

The Synchronous Data Link Control (SDLC) is an IBM communication link protocol used to implement the System Network Architecture (SNA). Both the protocols are bit oriented, code independent, and ideal for full duplex communication. Some common applications include terminal to terminal, terminal to CPU, CPU to CPU, satellite communication, packet switching and other high speed data links. In systems which require expensive cabling and interconnect hardware, any of the two protocols could be used to simplify interfacing (by going serial), thereby reducing interconnect hardware costs. Since both the protocols are speed independent, reducing interconnect hardware could become an important application.

### Network

In both the HDLC and SDLC line protocols, according to a pre-assigned hierarchy, a PRIMARY (Control) STATION controls the overall network (data link) and issues commands to the SECONDARY (Slave) STATIONS. The latter comply with instructions and respond by sending appropriate RESPONSES. Whenever a transmitting station must end transmission prematurely it sends an ABORT character. Upon detecting an abort character, a receiving station ignores the transmission block called a FRAME. Time fill between frames can be accomplished by transmitting either continuous frame preambles called FLAGS or an abort character. A time fill within a frame is not permitted. Whenever a station receives a string of more than fifteen consecutive ones, the station goes into an IDLE state.

### Frames

A single communication element is called a FRAME which can be used for both Link Control and data transfer purposes. The elements of a frame are the beginning eight bit FLAG (F) consisting of one zero, six ones, and a zero, an eight bit ADDRESS FIELD (A), an eight bit CONTROL FIELD (C), a variable (N-bit) INFORMATION FIELD (I), a sixteen bit FRAME CHECK SEQUENCE (FCS), and an eight bit end FLAG (F), having the same bit pattern as the beginning flag. In HDLC the Address (A) and Control (C) bytes are extendable. The HDLC and the SDLC use three

types of frames; an Information Frame is used to transfer data, a Supervisory Frame is used for control purposes, and a Non-sequenced Frame is used for initialization and control of the secondary stations.

### Frame Characteristics

An important characteristic of a frame is that its contents are made code transparent by use of a zero bit insertion and deletion technique. Thus, the user can adopt any format or code suitable for his system — it may even be a computer word length or a “memory dump”. The frame is bit oriented that is, bits, not characters in each field, have specific meanings. The Frame Check Sequence (FCS) is an error detection scheme similar to the Cyclic Redundancy Checkword (CRC) widely used in magnetic disk storage devices. The Command and Response information frames contain sequence numbers in the control fields identifying the sent and received frames. The sequence numbers are used in Error Recovery Procedures (ERP) and as implicit acknowledgement of frame communication, enhancing the true full-duplex nature of the HDLC/SDLC protocols.

In contrast, BISYNC is basically half-duplex (two way alternate) because of necessity to transmit immediate acknowledgement frames. HDLC/SDLC therefore saves propagation delay times and have a potential of twice the throughput rate of BISYNC.

It is possible to use HDLC or SDLC over half duplex lines but there is a corresponding loss in throughput because both are primarily designed for full-duplex communication. As in any synchronous system, the bit rate is determined by the clock bits supplied by the modem, protocols themselves are speed independent.

A byproduct of the use of zero-bit insertion-deletion technique is the non-return-to-zero invert (NRZI) data transmission/reception compatibility. The latter allows HDLC/SDLC protocols to be used with asynchronous data communication hardware in which the clocks are derived from the NRZI encoded data.

### References

- IBM Synchronous Data Link Control General Information*, IBM, GA27-3093-1.
- Standard Network Access Protocol Specification*, DATAPAC, Trans-Canada Telephone System CCG111
- Recommendation X.25, ISO/CCITT March 2, 1976.
- IBM 3650 Retail Store System Loop Interface OEM Information*, IBM, GA 27-3098-0
- Guidebook to Data Communications*, Training Manual, Hewlett-Packard 5955-1715
- IBM Introduction to Teleprocessing*, IBM, GC 20-8095-02
- System Network Architecture, Technical Overview*, IBM, GA 27-3102
- System Network Architecture Format and Protocol*, IBM GA 27-3112




Figure 3. Frame Format

Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
V <sub>CC</sub>	40		<b>Power Supply:</b> +5V Supply.
GND	20		<b>Ground:</b> Ground.
RESET	4	I	<b>Reset:</b> A high signal on this pin will force the 8273 to an idle state. The 8273 will remain idle until a command is issued by the CPU. The modem interface output signals are forced high. Reset must be true for a minimum of 10 TCY.
$\overline{\text{CS}}$	24	I	<b>Chip Select:</b> The RD and WR inputs are enabled by the chip select input.
DB <sub>7</sub> -DB <sub>0</sub>	19-12	I/O	<b>Data Bus:</b> The Data Bus lines are bidirectional three-state lines which interface with the system Data Bus.
$\overline{\text{WR}}$	10	I	<b>Write Input:</b> The Write signal is used to control the transfer of either a command or data from CPU to the 8273.
RD	9	I	<b>Read Input:</b> The Read signal is used to control the transfer of either a data byte or a status word from the 8273 to the CPU.
TxDINT	2	O	<b>Transmitter Interrupt:</b> The Transmitter interrupt signal indicates that the transmitter logic requires service.
RxDINT	11	O	<b>Receiver Interrupt:</b> The Receiver interrupt signal indicates that the Receiver logic requires service.
TxD <sub>RQ</sub>	6	O	<b>Transmitter Data Request:</b> Requests a transfer of data between memory and the 8273 for a transmit operation.
RxD <sub>RQ</sub>	8	O	<b>Receiver DMA Request:</b> Requests a transfer of data between the 8273 and memory for a receive operation.
$\overline{\text{TxDACK}}$	5	I	<b>Transmitter DMA Acknowledge:</b> The Transmitter DMA acknowledge signal notifies the 8273 that the TxDMA cycle has been granted.
$\overline{\text{RxDACK}}$	7	I	<b>Receiver DMA Acknowledge:</b> The Receiver DMA acknowledge signal notifies the 8273 that the RxDMA cycle has been granted.
A <sub>1</sub> -A <sub>0</sub>	22-21	I	<b>Address:</b> These two lines are CPU Interface Register Select lines.
TxD	29	O	<b>Transmitter Data:</b> This line transmits the serial data to the communication channel.
$\overline{\text{TxC}}$	28	I	<b>Transmitter Clock:</b> The transmitter clock is used to synchronize the transmit data.
RxD	26	I	<b>Receiver Data:</b> This line receives serial data from the communication channel.
$\overline{\text{RxC}}$	27	I	<b>Receiver Clock:</b> The Receiver Clock is used to synchronize the receive data.

Symbol	Pin No.	Type	Name and Function
32X CLK	25	I	<b>32X Clock:</b> The 32X clock is used to provide clock recovery when an asynchronous modem is used. In loop configuration the loop station can run without an accurate 1X clock by using the 32X CLK in conjunction with the DPLL output. (This pin must be grounded when not used.)
DPLL	23	O	<b>Digital Phase Locked Loop:</b> Digital Phase Locked Loop output can be tied to Rx <sub>C</sub> and/or Tx <sub>C</sub> when 1X clock is not available. DPLL is used with 32X CLK.
FLAG DET	1	O	<b>Flag Detect:</b> Flag Detect signals that a flag (01111110) has been received by an active receiver.
$\overline{\text{RTS}}$	35	O	<b>Request to Send:</b> Request to Send signals that the 8273 is ready to transmit data.
$\overline{\text{CTS}}$	30	I	<b>Clear to Send:</b> Clear to Send signals that the modem is ready to accept data from the 8273.
$\overline{\text{CD}}$	31	I	<b>Carrier Detect:</b> Carrier Detect signals that the line transmission has started and the 8273 may begin to sample data on Rx <sub>D</sub> line.
PA <sub>2-4</sub>	32-34	I	<b>General purpose input ports:</b> The logic levels on these lines can be Read by the CPU through the Data Bus Buffer.
PB <sub>1-4</sub>	36-39	O	<b>General purpose output ports:</b> The CPU can write these output lines through Data Bus Buffer.
CLK	3	I	<b>Clock:</b> A square wave TTL clock.

## FUNCTIONAL DESCRIPTION

### General

The Intel® 8273 HDLC/SDLC controller is a microcomputer peripheral device which supports the International Standards Organization (ISO) High Level Data Link Control (HDLC), and IBM Synchronous Data Link Control (SDLC) communications protocols. This controller minimizes CPU software by supporting a comprehensive frame-level instruction set and by hardware implementation of the low level tasks associated with frame assembly/disassembly and data integrity. The 8273 can be used in either synchronous or asynchronous applications.

In asynchronous applications the data can be programmed to be encoded/decoded in NRZI code. The clock is derived from the NRZI data using a digital phase locked loop. The data transparency is achieved by using a zero-bit insertion/deletion technique. The frames are automatically checked for errors during reception by verifying the Frame Check Sequence (FCS); the FCS is automatically generated and appended before the final flag in transmit.

The 8273 recognizes and can generate flags (01111110<sup>1</sup> Abort, Idle, and GA (EOP) characters.

The 8273 can assume either a primary (control) or a secondary (slave) role. It can therefore be readily implemented in an SDLC loop configuration as typified by the IBM 3650 Retail Store System by programming the 8273 into a one-bit delay mode. In such a configuration, a two wire pair can be effectively used for data transfer between controllers and loop stations. The digital phase locked loop output pin can be used by the loop station without the presence of an accurate Tx clock.

**CPU Interface**

The CPU interface is optimized for the MCS-80/85™ bus with an 8257 DMA controller. However, the interface is flexible, and allows either DMA or non-DMA data transfers, interrupt or non-interrupt driven. It further allows maximum line utilization by providing early interrupt mechanism for buffered (only the information field can be transferred to memory) Tx command overlapping. It also provides separate Rx and Tx interrupt output channels for efficient operation. The 8273 keeps the interrupt request active until all the associated interrupt results have been read.

The CPU utilizes the CPU interface to specify commands and transfer data. It consists of seven registers addressed via CS, A<sub>1</sub>, A<sub>0</sub>, RD and WR signals and two independent data registers for receive data and transmit data. A<sub>1</sub>, A<sub>0</sub> are generally derived from two low order bits of the address bus. If an 8080 based CPU is utilized, the RD and WR signals may be driven by the 8228 I/OR and I/OW. The table shows the seven register select decoding:

A <sub>1</sub>	A <sub>0</sub>	TxDACK	RxDACK	CS	RD	WR	Register
0	0	1	1	0	1	0	Command
0	0	1	1	0	0	1	Status
0	1	1	1	0	1	0	Parameter
0	1	1	1	0	0	1	Result
1	0	1	1	0	1	0	Reset
1	0	1	1	0	0	1	TxINT Result
1	1	1	1	0	1	0	—
1	1	1	1	0	0	1	RxINT Result
X	X	0	1	1	1	0	Transmit Data
X	X	1	0	1	0	1	Receive Data

**Register Description**

**Command**

Operations are initiated by writing an appropriate command in the Command Register.

**Parameter**

Parameters of commands that require additional information are written to this register.

**Result**

Contains an immediate result describing an outcome of an executed command.

**Transmit Interrupt Result**

Contains the outcome of 8273 transmit operation (good/bad completion).

**Receive Interrupt Result**

Contains the outcome of 8273 receive operation (good/bad completion), followed by additional results which detail the reason for interrupt.

**Status**

The status register reflects the state of the 8273 CPU Interface.

**DMA Data Transfers**

The 8273 CPU interface supports two independent data interfaces: receive data and transmit data. At high data transmission speeds the data transfer rate of the 8273 is great enough to justify the use of direct memory access (DMA) for the data transfers. When the 8273 is configured in DMA mode, the elements of the DMA interfaces are:

**TxDREQ: Transmit DMA Request**


Requests a transfer of data between memory and the 8273 for a transmit operation.

**TxDACK: Transmit DMA Acknowledge**

The TxDACK signal notifies the 8273 that a transmit DMA cycle has been granted. It is also used with WR to transfer data to the 8273 in non-DMA mode. Note: RD must not be asserted while TxDACK is active.

**RxDREQ: Receive DMA Request**

Requests a transfer of data between the 8273 and memory for a receive operation.



**Figure 4. 8273 Block Diagram Showing CPU Interface Functions**

**RxDACK: Receive DMA Acknowledge**

The RxDACK signal notifies the 8273 that a receive DMA cycle has been granted. It is also used with  $\overline{RD}$  to read data from the 8273 in non-DMA mode. Note:  $\overline{WR}$  must not be asserted while RxDACK is active.

**$\overline{RD}$ ,  $\overline{WR}$ : Read, Write**

The  $\overline{RD}$  and  $\overline{WR}$  signals are used to specify the direction of the data transfer.

DMA transfers require the use of a DMA controller such as the Intel 8257. The function of the DMA controller is to provide sequential addresses and timing for the transfer, at a starting address determined by the CPU. Counting of data block lengths is performed by the 8273.

To request a DMA transfer the 8273 raises the appropriate DMA REQUEST. DMA ACKNOWLEDGE and READ enables DMA data onto the bus (independently of CHIP SELECT). DMA ACKNOWLEDGE and WRITE transfers DMA data to the 8273 (independent of CHIP SELECT).

It is also possible to configure the 8273 in the non-DMA data transfer mode. In this mode the CPU module must pass data to the 8273 in response to non-DMA data requests indicated by the status word.


**Modem Interface**

The 8273 Modem interface provides both dedicated and user defined modem control functions. All the control signals are active low so that EIA RS-232C inverting drivers (MC 1488) and inverting receivers (MC 1489) may be used to interface to standard modems. For asynchronous operation, this interface supports programmable NRZI data encode/decode, a digital phase locked loop for efficient clock extraction from NRZI data, and modem control ports with automatic  $\overline{CTS}$ ,  $\overline{CD}$  monitoring and RTS generation. This interface also allows the 8273 to operate in PRE-FRAME SYNC mode in which the 8273 prefixes 16 transitions to a frame to synchronize idle lines before transmission of the first flag.


It should be noted that all the 8273 port operations deal with logical values, for instance, bit D0 of Port A will be a one when  $\overline{CTS}$  (Pin 30) is a physical zero (logical one).

**Port A — Input Port**

During operation, the 8273 interrogates input pins  $\overline{CTS}$  (Clear to Send) and  $\overline{CD}$  (Carrier Detect).  $\overline{CTS}$  is used to condition the start of a transmission. If during transmission  $\overline{CTS}$  is lost the 8273 generates an interrupt. During reception, if  $\overline{CD}$  is lost, the 8273 generates an interrupt.




The user defined input bits correspond to the 8273 PA<sub>4</sub>, PA<sub>3</sub> and PA<sub>2</sub> pins. The 8273 does not interrogate or manipulate these bits.



**Figure 5. 8273 Block Diagram Showing Control Logic Functions**

**Port B - Output Port**

During normal operation, if the CPU sets  $\overline{RTS}$  active, the 8273 will not change this pin; however, if the CPU sets  $\overline{RTS}$  inactive, the 8273 will activate it before each transmission and deactivate it one byte time after transmission. While the receiver is active the flag detect pin is pulsed each time a flag sequence is detected in the receive data stream. Following an 8273 reset, all pins of Port B are set to a high, inactive level.



The user defined output bits correspond to the state of PB<sub>4</sub>-PB<sub>1</sub> pins. The 8273 does not interrogate or manipulate these bits.




### Serial Data Logic

The Serial data is synchronized by the user transmit ( $\overline{\text{TxC}}$ ) and receive ( $\overline{\text{RxC}}$ ) clocks. The leading edge of  $\overline{\text{TxC}}$  generates new transmit data and the trailing edge of  $\overline{\text{RxC}}$  is used to capture receive data. The NRZI encoding/decoding of the receive and transmit data is programmable.

The diagnostic features included in the Serial Data logic are programmable loop back of data and selectable clock for the receiver. In the loop-back mode, the data presented to the TxD pin is internally routed to the receive data input

circuitry in place of the RxD pin, thus allowing a CPU to send a message to itself to verify operation of the 8273.

In the selectable clock diagnostic feature, when the data is looped back, the receiver may be presented incorrect sample timing by the external circuitry. The user may select to substitute the  $\overline{\text{TxC}}$  pin for the  $\overline{\text{RxC}}$  input on-chip so that the clock used to generate the loop back data is used to sample it. Since TxD is generated off the leading edge of  $\overline{\text{TxC}}$  and RxD is sampled on the trailing edge, the selected clock allows bit synchronism.



**Figure 6. Transmit/Receive Timing**

### Asynchronous Mode Interface


Although the 8273 is fully compatible with the HDLC/SDLC communication line protocols, which are primarily designed for synchronous communication, the 8273 can also be used in asynchronous applications by using this interface. The interface employs a digital phase locked loop (DPLL) for clock recovery from a receive data stream and programmable NRZI encoding and decoding of data. The use of NRZI coding with SDLC transmission

guarantees that within a frame, data transitions will occur at least every five bit times — the longest sequence of ones which may be transmitted without zero-bit insertion. The DPLL should be used only when NRZI coding is used since the NRZI coding will transmit zero sequence as line transitions. The digital phase locked loop also facilitates full-duplex and half-duplex asynchronous implementation with, or without modems.

**Digital Phase Locked Loop**


In asynchronous applications, the clock is derived from the receiver data stream by the use of the digital phase locked loop (DPLL). The DPLL requires a clock input at 32 times the required baud rate. The receive data (RxD) is sampled with this  $32X\ CLK$  and the 8273 DPLL supplies a sample pulse nominally centered on the RxD bit cells. The DPLL has a built-in "stiffness" which reduces sensitivity to line noise and bit distortion. This is accomplished by making phase error adjustments in discrete increments. Since the nominal pulse is made to occur at 32 counts of the  $32X\ CLK$ , these counts are subtracted or added to the nominal, depending upon which quadrant of the four error quadrants the data edge occurs in. For example if an RxD edge is detected in quadrant A1, it is apparent that the DPLL sample "A" was placed too close to the trailing edge of the data cell; sample "B" will then be placed at  $T = (T_{nominal} - 2\ counts) = 30\ counts$  of the  $32X\ CLK$  to move the sample pulse "B" toward the nominal center of the next bit cell. A data edge occurring in quadrant B1 would cause a smaller adjustment of phase with  $T = 31\ counts$  of the  $32X\ CLK$ . Using this technique the DPLL pulse will converge to nominal bit center within 12 data bit times, worst case, with constant incoming RxD edges.

A method of attaining bit synchronism following a line idle is to use PRE-FRAME SYNC mode of transmission.




**Figure 7. DPLL Sample Timing**


**Synchronous Modem — Duplex or Half Duplex Operation**



**Asynchronous Modems — Duplex or Half Duplex Operation**




**Asynchronous — No Modems — Duplex or Half Duplex**



**SDLC Loop**

The DPLL simplifies the SDLC loop station implementation. In this application, each secondary station on a loop data link is a repeater set in one-bit delay mode. The signals sent out on the loop by the loop controller (primary station) are relayed from station to station then, back to the controller. Any secondary station finding its address in the A field captures the frame for action at that station. All received frames are relayed to the next station on the loop.

Loop stations are required to derive bit timing from the incoming NRZI data stream. The DPLL generates sample Rx clock timing for reception and uses the same clock to implement Tx clock timing.




**Figure 8. SDLC Loop Application**

## PRINCIPLES OF OPERATION

The 8273 is an intelligent peripheral controller which relieves the CPU of many of the rote tasks associated with constructing and receiving frames. It is fully compatible with the MCS-80/85™ system bus. As a peripheral device, it accepts commands from a CPU, executes these commands and provides an Interrupt and Result back to the CPU at the end of the execution. The communication with the CPU is done by activation of CS, RD, WR pins, while the A<sub>1</sub>, A<sub>0</sub> select the appropriate registers on the chip as described in the Hardware Description Section.

The 8273 operation is composed of the following sequence of events:



### The Command Phase

During the command phase, the software writes a command to the command register. The command bytes provide a general description of the type of operation requested. Many commands require more detailed information about the command. In such a case up to four parameters are written into the parameter register. The flowchart of the command phase indicates that a command may not be issued if the Status Register indicates that the device is busy. Similarly if a parameter is issued when the Parameter Buffer shows full, incorrect operation will occur.

The 8273 is a duplex device and both transmitter and receiver may each be executing a command or passing results at any given time. For this reason separate interrupt pins are provided. However, the command register must be used for one command sequence at a time.

### Status Register

The status register contains the status of the 8273 activity. The description is as follows.

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CBSY	CBF	CPBF	CRBF	RxINT	TxINT	RxIRA	TxIRA

### Bit 7 CBSY (Command Busy)

Indicates in-progress command, set for CPU poll when Command Register is full, reset upon command phase completion. It is improper to write a command when CBSY is set; it results in incorrect operation.




Figure 9. Command Phase Flowchart

### Bit 6 CBF (Command Buffer Full)

Indicates that the command register is full, it is reset when the 8273 accepts the command byte but does not imply that execution has begun.

### Bit 5 CPBF (Command Parameter Buffer Full)

CPBF is set when the parameter buffer is full, and is reset by the 8273 when it accepts the parameter. The CPU may poll CPBF to determine when additional parameters may be written.

### Bit 4 CRBF (Command Result Buffer Full)

Indicates that an executed command immediate result is present in the Result Register. It is set by 8273 and reset when CPU reads the result.

**Bit 3 RxINT (Receiver Interrupt)**

RxINT indicates that the receiver requires CPU attention. It is identical to RxINT (pin 11) and is set by the 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has received a data byte from the 8273 in a Non-DMA data transfer.

**Bit 2 TxINT (Transmitter Interrupt)**

The TxINT indicates that the transmitter requires CPU attention. It is identical to TxINT (pin 2). It is set by 8273 either upon good/bad completion of a specified command or by Non-DMA data transfer. It is reset only after the CPU has read the result byte or has transferred transmit data byte to the 8273 in a Non-DMA transfer.

**Bit 1 RxIRA (Receiver Interrupt Result Available)**

The RxIRA is set by the 8273 when an interrupt result byte is placed in the RxINT register. It is reset after the CPU has read the RxINT register.

**Bit 0 TxIRA (Transmitter Interrupt Result Available)**

The TxIRA is set by the 8273 when an interrupt result byte is placed in the TxINT register. It is reset when the CPU has read the TxINT register.

**The Execution Phase**

Upon accepting the last parameter, the 8273 enters into the Execution Phase. The execution phase may consist of a DMA or other activity, and may or may not require CPU intervention. The CPU intervention is eliminated in this phase if the system utilizes DMA for the data transfers, otherwise, for non-DMA data transfers, the CPU is interrupted by the 8273 via TxINT and RxINT pins, for each data byte request.

**The Result Phase**

During the result phase, the 8273 notifies the CPU of the execution outcome of a command. This phase is initiated by:

1. The successful completion of an operation
2. An error detected during an operation.

To facilitate quick network software decisions, two types of execution results are provided:

1. An Immediate Result
2. A Non-Immediate Result




Figure 10. Rx Interrupt Result Byte Format




Figure 11. Tx Interrupt Result Byte Format

Immediate result is provided by the 8273 for commands such as Read Port A and Read Port B which have information ( $\overline{CTS}$ ,  $\overline{CD}$ ,  $\overline{RTS}$ , etc.) that the network software needs to make quick operational decisions.

A command which cannot provide an immediate result will generate an interrupt to signal the beginning of the Result phase. The immediate results are provided in the Result Register; all non-immediate results are available upon device interrupt, through Tx Interrupt Result Register TxI/R or Rx Interrupt Result Register RxI/R. The result may consist of a one-byte interrupt code indicating the

condition for the interrupt and, if required, one or more bytes which detail the condition.

**Tx and Rx Interrupt Result Registers**

The Result Registers have a result code, the three high order bits D7-D5 of which are set to zero for all but the receive command. This command result contains a count that indicates the number of bits received in the last byte. If a partial byte is received, the high order bits of the last data byte are indeterminate.

All results indicated in the command summary must be read during the result phase.





Figure 12. Result Phase Flowchart—Interrupt Results

**IMMEDIATE RESULTS**



**Figure 13. (Rx Interrupt Service)**



## DETAILED COMMAND DESCRIPTION

### General

The 8273 HDLC/SDLC controller supports a comprehensive set of high level commands which allows the 8273 to be readily used in full-duplex, half-duplex, synchronous, asynchronous and SDLC loop configuration, with or without modems. These frame-level commands minimize CPU and software overhead. The 8273 has address and control byte buffers which allow the receive and transmit commands to be used in buffered or non-buffered modes.

In buffered transmit mode, the 8273 transmits a flag automatically, reads the Address and Control buffer registers and transmits the fields, then via DMA, it fetches the information field. The 8273, having transmitted the information field, automatically appends the Frame Check Sequence (FCS) and the end flag. Correspondingly, in buffered read mode, the Address and Control fields are stored in their respective buffer registers and only Information Field is transferred to memory.

In non-buffered transmit mode, the 8273 transmits the beginning flag automatically, then fetches and transmits the Address, Control and Information fields from the memory, appends the FCS character and an end flag. In the non-buffered receive mode the entire contents of a frame are sent to memory with the exception of the flags and FCS.

### HDLC Implementation

HDLC Address and Control field are extendable. The extension is selected by setting the low order bit of the field to be extended to a one, a zero in the low order bit indicates the last byte of the respective field.

Since Address/Control field extension is normally done with software to maximize extension flexibility, the 8273 does not create or operate upon contents of the extended HDLC Address/Control fields. Extended fields are transparently passed by the 8273 to user as either interrupt results or data transfer requests. Software must assemble the fields for transmission and interrogate them upon reception.

However, the user can take advantage of the powerful 8273 commands to minimize CPU/Software overhead and simplify buffer management in handling extended fields. For instance buffered mode can be used to separate the first two bytes, then interrogate the others from buffer. Buffered mode is perfect for a two byte address field.

The 8273 when programmed, recognizes protocol characters unique to HDLC such as Abort, which is a string of seven or more ones (01111111). Since Abort character is the same as the GA (EOP) character used in SDLC Loop applications, Loop Transmit and Receive commands are not recommended to be used in HDLC. HDLC does not support Loop mode.

### Initialization Set/Reset Commands

These commands are used to manipulate data within the 8273 registers. The Set commands have a single parameter which is a mask that corresponds to the bits to be set. (They perform a logical-OR of the specified register with the mask provided as a parameter). The Register commands have a single parameter which is a mask that has a zero in the bit positions that are to be reset. (They perform a logical-AND of the specified register with the mask).

#### Set One-Bit Delay (CMD Code A4)

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	0	1	0	0	1	0	0
PAR:	0	1	1	0	0	0	0	0	0	0

When one bit delay is set, 8273 retransmits the received data stream one bit delayed. This mode is entered at a receiver character boundary, and should only be used by Loop Stations.

#### Reset One-Bit Delay (CMD Code 64)

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	0	1	1	0	0	1	0	0
PAR:	0	1	0	1	1	1	1	1	1	1

The 8273 stops the one bit delayed retransmission mode.

#### Set Data Transfer Mode (CMD Code 97)

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	0	0	1	0	1	1	1
PAR:	0	1	0	0	0	0	0	0	0	1

When the data transfer mode is set, the 8273 will interrupt when data bytes are required for transmission or are available from a receive. If a transmit interrupt occurs and the status indicates that there is no Transmit Result (TxIRA = 0), the interrupt is a transmit data request. If a receive interrupt occurs and the status indicates that there is no receive result (RxIRA = 0), the interrupt is a receive data request.

#### Reset Data Transfer Mode (CMD Code 57)

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	0	1	0	1	0	1	1	1
PAR:	0	1	1	1	1	1	1	1	1	0

If the Data Transfer Mode is reset, the 8273 data transfers are performed through the DMA requests without interrupting the CPU.

**Set Operating Mode (CMD Code 91)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	0	0	1	0	0	0	1
PAR:	0	1	0	0						

1 = FLAG STREAM MODE  
 1 = PREFRAME SYNC MODE  
 1 = BUFFERED MODE  
 1 = EARLY INTERRUPT MODE  
 1 = EOP INTERRUPT MODE  
 1 = HDLC MODE

**Reset Operating Mode (CMD Code 51)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	0	1	0	1	0	0	0	1
PAR:	0	1	1	1						

Any mode switches set in CMD code 91 can be reset using this command by placing zeros in the appropriate positions.

**(D5) HDLC Mode**

In HDLC mode, a bit sequence of seven ones (0111111) is interpreted as an abort character. Otherwise, eight ones (01111111) signal an abort.

**(D4) EOP Interrupt Mode**

In EOP interrupt mode, an interrupt is generated whenever an EOP character (01111111) is detected by an active receiver. This mode is useful for the implementation of an SDLC loop controller in detecting the end of a message stream after a loop poll.

**(D3) Transmitter Early Interrupt Mode (Tx)**

The early interrupt mode is specified to indicate when the 8273 should generate an end of frame interrupt. When set, an early interrupt is generated when the last data character has been passed to the 8273. If the user software responds with another transmit command before the final flag is sent, the final flag interrupt will not be generated and a new frame will immediately begin when the current frame is complete. This permits frames to be separated by a single flag. If no additional Tx commands are provided, a final interrupt will follow.

Note: In buffered mode, if a supervisory frame (no Information) Transmit command is sent in response to an early Transmit Interrupt, the 8273 will repeatedly transmit the same supervisory frame with one flag in between, until a non-supervisory transmit is issued.

Early transmitter interrupt can be used in buffered mode by waiting for a transmit complete interrupt instead of early Transmit Interrupt before issuing a transmit frame command for a supervisory frame. See Figure 14.




Figure 14.

If this bit is zero, the interrupt will be generated only after the final flag has been transmitted.

**(D2) Buffered Mode**

If the buffered mode bit is set to a one, the first two bytes (normally the address (A) and control (C) fields) of a frame are buffered by the 8273. If this bit is a zero the address and control fields are passed to and from memory.

**(D1) Preframe Sync Mode**

If this bit is set to a one the 8273 will transmit two characters before the first flag of a frame. To guarantee sixteen line transitions, the 8273 sends two bytes of data (00)<sub>H</sub> if NRZI is set or data (55)<sub>H</sub> if NRZI is not set.

**(D0) Flag Stream Mode**

If this bit is set to a one, the following table outlines the operation of the transmitter.


TRANSMITTER STATE	ACTION
Idle	Send Flags immediately.
Transmit or Transmit-Transparent Active	Send Flags after the transmission complete
Loop Transmit Active	Ignore command.
1 Bit Delay Active	Ignore command.

If this bit is reset to zero the following table outlines the operation of the transmitter.

TRANSMITTER STATE	ACTION
IDLE	Send Idles on next character boundary.
Transmit or Transmit-Transparent Active	Send Idles after the transmission is complete.
Loop Transmit Active	
1 Bit Delay Active	
	Ignore command.
	Ignore command.

**Set Serial I/O Mode (CMD Code A0)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	0	1	0	0	0	0	0
PAR:	0	1	0	0	0	0	0			



**Reset Serial I/O Mode (CMD Code B0)**

This command allows bits set in CMD code A0 to be reset by placing zeros in the appropriate positions.

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	0	0	1	1	0	0	0	0
PAR:	0	1	1	1	1	1	1			

**(D2) Loop Back**

If this bit is set to a one, the transmit data is internally routed to the receive data circuitry.

**(D1) TxC → RxC**

If this bit is set to a one, the transmit clock is internally routed to the receive clock circuitry. It is normally used with the loop back bit (D2).

**(D0) NRZI Mode**

If this bit is set to a one, NRZI encoding and decoding of transmit and receive data is provided. If this bit is a zero, the transmit and receive data is treated as a normal positive logic bit stream.

NRZI encoding specifies that a zero causes a change in the polarity of the transmitted signal and a one causes no polarity change. NRZI is used in all asynchronous operations. Refer to IBM document GA27-3093 for details.

**Reset Device Command**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
TMR:	1	0	0	0	0	0	0	0	0	1
TMR:	1	0	0	0	0	0	0	0	0	0

An 8273 reset command is executed by outputting a (01)<sub>H</sub> followed by (00)<sub>H</sub> to the reset register (TMR). See 8273 AC timing characteristics for Reset pulse specifications.

The reset command emulates the action of the reset pin.

1. The modem control signals are forced high (inactive level).
2. The 8273 status register flags are cleared.
3. Any commands in progress are terminated immediately.
4. The 8273 enters an idle state until the next command is issued.
5. The Serial I/O and Operating Mode registers are set to zero and DMA data register transfer mode is selected.
6. The device assumes a non-loop SDLC terminal role.

**Receive Commands**

The 8273 supports three receive commands: General Receive, Selective Receive, and Selective Loop Receive.

**General Receive (CMD Code C0)**

General receive is a receive mode in which frames are received regardless of the contents of the address field.

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	0	0	0	0
PAR:	0	1	LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)							

**NOTES:**

1. If buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received.
2. If non-buffered mode is specified, the R0, R1 receive frame length (result) is the number of data bytes received plus two (the count includes the address and control bytes).
3. The frame check sequence (FCS) is not transferred to memory.
4. Frames with less than 32 bits between flags are ignored (no interrupt generated) if the buffered mode is specified.
5. In the non-buffered mode an interrupt is generated when a less than 32 bit frame is received, since data transfer requests have occurred.
6. The 8273 receiver is always disabled when an Idle is received after a valid frame. The CPU module must issue a receive command to re-enable the receiver.
7. The intervening ABORT character between a final flag and an IDLE does not generate an interrupt.
8. If an ABORT Character is not preceded by a flag and is followed by an IDLE, an interrupt will be generated for the ABORT followed by an IDLE interrupt one character time later. The reception of an ABORT will disable the receiver.

**Selective Receive (CMD Code C1)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	0	0	0	1
PAR:	0	1	LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)							
PAR:	0	1	RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)							
PAR:	0	1	RECEIVE FRAME ADDRESS MATCH FIELD TWO (A2)							

Selective receive is a receive mode in which frames are ignored unless the address field matches any one of two address fields given to the 8273 as parameters.

When selective receive is used in HDLC the 8273 looks at the first character, if extended, software must then decide if the message is for this unit.

**Selective Loop Receive (CMD Code C2)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	0	0	1	0
PAR:	0	0	LEAST SIGNIFICANT BYTE OF THE RECEIVE BUFFER LENGTH (B0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF RECEIVE BUFFER LENGTH (B1)							
PAR:	0	1	RECEIVE FRAME ADDRESS MATCH FIELD ONE (A1)							
PAR:	0	1	RECEIVE FRAME ADDRESS MATCH FIELD TWO (A2)							

Selective loop receive operates like selective receive except that the transmitter is placed in flag stream mode automatically after detecting an EOP (01111111) following a valid received frame. The one bit delay mode is also reset at the end of a selective loop receive.

**Receive Disable (CMD Code C5)**

Terminates an active receive command immediately.

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	0	1	0	1
PAR:	NONE									

**Transmit Commands**

The 8273 supports three transmit commands: Transmit Frame, Loop Transmit, Transmit Transparent.

**Transmit Frame (CMD Code C8)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	1	0	0	0
PAR:	0	1	LEAST SIGNIFICANT BYTE OF FRAME LENGTH (L0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF FRAME LENGTH (L1)							
PAR:	0	1	ADDRESS FIELD OF TRANSMIT FRAME (A)							
PAR:	0	1	CONTROL FIELD OF TRANSMIT FRAME (C)							

Transmits one frame including: initial flag, frame check sequence, and the final flag.

If the buffered mode is specified, the L0, L1, frame length provided as a parameter is the length of the information field and the address and control fields must be input.

In unbuffered mode the frame length provided must be the length of the information field plus two and the address and control fields must be the first two bytes of data. Thus only the frame length bytes are required as parameters.

**Loop Transmit (CMD Code CA)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	1	0	1	0
PAR:	0	1	LEAST SIGNIFICANT BYTE OF FRAME LENGTH (L0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF FRAME LENGTH (L1)							
PAR:	0	1	ADDRESS FIELD OF TRANSMIT FRAME (A)							
PAR:	0	1	CONTROL FIELD OF TRANSMIT FRAME (C)							

Transmits one frame in the same manner as the transmit frame command except:

1. If the flag stream mode is not active transmission will begin after a received EOP has been converted to a flag.
2. If the flag stream mode is active transmission will begin at the next flag boundary for buffered mode or at the third flag boundary for non-buffered mode.
3. At the end of a loop transmit the one-bit delay mode is entered and the flag stream mode is reset.

**Transmit Transparent (CMD Coded C9)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	1	0	0	1
PAR:	0	1	LEAST SIGNIFICANT BYTE OF FRAME LENGTH (L0)							
PAR:	0	1	MOST SIGNIFICANT BYTE OF FRAME LENGTH (L1)							

The 8273 will transmit a block of raw data without protocol, i.e., no zero bit insertion, flags, or frame check sequences.

**Abort Transmit Commands**

An abort command is supported for each type of transmit command. The abort commands are ignored if a transmit command is not in progress.

**Abort Transmit Frame (CMD Code CC)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	1	1	0	0
PAR:	NONE									

After an abort character (eight contiguous ones) is transmitted, the transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

**Abort Loop Transmit (CMD Code CE)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	1	1	1	0
PAR:	NONE									

After a flag is transmitted the transmitter reverts to one bit delay mode.

**Abort Transmit Transparent (CMD Code CD)**

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	1	0	0	1	1	0	1
PAR:	NONE									

The transmitter reverts to sending flags or idles as a function of the flag stream mode specified.

### Modem Control Commands

The modem control commands are used to manipulate the modem control ports.

When read Port A or Port B commands are executed the result of the command is returned in the result register. The Bit Set Port B command requires a parameter that is a mask that corresponds to the bits to be set. The Bit Reset Port B command requires a mask that has a zero in the bit positions that are to be reset.

#### Read Port A (CMD Code 22)

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	0	0	1	0	0	0	1	0
PAR:	NONE									

#### Read Port B (CMD Code 23)

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	0	0	1	0	0	0	1	1
PAR:	NONE									

#### Set Port B Bits (CMD Code A3)

This command allows user defined Port B pins to be set.

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	1	0	1	0	0	0	1	1
PAR:	0	1	0	0						

RTS — REQUEST TO SEND

USER DEFINED

FLAG DETECT

#### (D<sub>5</sub>) Flag Detect

This bit can be used to set the flag detect pin. However, it will be reset when the next flag is detected.

#### (D<sub>4</sub>-D<sub>1</sub>) User Defined Outputs

These bits correspond to the state of the PB<sub>4</sub>-PB<sub>1</sub> output pins.

#### (D<sub>0</sub>) Request to Send

This is a dedicated 8273 modem control signal, and reflects the same logical state of RTS pin.

#### Reset Port B Bits (CMD Code 63)

This command allows Port B user defined bits to be reset.

	A <sub>1</sub>	A <sub>0</sub>	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
CMD:	0	0	0	1	1	0	0	0	1	1
PAR:	0	1	1	1						

RTS — REQUEST TO SEND

USER DEFINED

FLAG DETECT

This command allows Port B (D<sub>4</sub>-D<sub>1</sub>) user defined bits to be reset. These bits correspond to Output Port pins (PB<sub>4</sub>-PB<sub>1</sub>).

### 8273 Command Summary


Command Description	Command (HEX)	Parameter	Results	Result Port	Completion Interrupt
Set One Bit Delay	A4	Set Mask	None	—	No
Reset One Bit Delay	64	Reset Mask	None	—	No
Set Data Transfer Mode	97	Set Mask	None	—	No
Reset Data Transfer Mode	57	Reset Mask	None	—	No
Set Operating Mode	91	Set Mask	None	—	No
Reset Operating Mode	51	Reset Mask	None	—	No
Set Serial I/O Mode	A0	Set Mask	None	—	No
Reset Serial I/O Mode	60	Reset Mask	None	—	No
General Receive	C0	B0,B1	RIC,R0,R1,(A,C) <sup>(2)</sup>	RXI/R	Yes
Selective Receive	C1	B0,B1,A1,A2	RIC,R0,R1,(A,C) <sup>(2)</sup>	RXI/R	Yes
Selective Loop Receive	C2	B0,B1,A1,A2	RIC,R0,R1,(A,C) <sup>(2)</sup>	RXI/R	Yes
Receive Disable	C5	None	None	—	No
Transmit Frame	C8	L0,L1,(A,C) <sup>(1)</sup>	TIC	TXI/R	Yes
Loop Transmit	CA	L0,L1,(A,C) <sup>(1)</sup>	TIC	TXI/R	Yes
Transmit Transparent	C9	L0,L1	TIC	TXI/R	Yes
Abort Transmit Frame	CC	None	TIC	TXI/R	Yes
Abort Loop Transmit	CE	None	TIC	TXI/R	Yes
Abort Transmit Transparent	CD	None	TIC	TXI/R	Yes
Read Port A	22	None	Port Value	Result	No
Read Port B	23	None	Port Value	Result	No
Set Port B Bit	A3	Set Mask	None	—	No
Reset Port B Bit	63	Reset Mask	None	—	No

#### NOTES:

1. Issued only when in buffered mode.
2. Read as results only in buffered mode.

**8273 Command Summary Key**

- B0** — Least significant byte of the receive buffer length.
- B1** — Most significant byte of the receive buffer length.
- L0** — Least significant byte of the Tx frame length.
- L1** — Most significant byte of the Tx frame length.
- A1** — Receive frame address match field one.
- A2** — Receive frame address match field two.
- A** — Address field of received frame. If non-buffered mode is specified, this result is not provided.
- C** — Control field of received frame. If non-buffered mode is specified this result is not provided.
- RX1/R** — Receive interrupt result register.
- TX1/R** — Transmit interrupt result register.
- R0** — Least significant byte of the length of the frame received.
- R1** — Most significant byte of the length of the frame received.
- RIC** — Receiver interrupt result code.
- TIC** — Transmitter interrupt result code.



**Figure 15. Typical Frame Reception**

**NOTE:**

In order to ensure proper operation to the maximum baud rate, Receive commands or Read/Write Port commands should be written only when either the transmitter or the receiver is inactive. In full duplex systems, it is recommended that these commands be issued after servicing a transmitter interrupt but before a new transmit command is issued.




Figure 16a. Typical Frame Transmission, Buffered Mode




Figure 16b. Typical Frame Transmission, Non-Buffered Mode





Figure 17. 8273 System Diagram


**WAVEFORMS**



**Table 2. Command Phase Timing (Full Duplex)**

Symbol	Timing Parameter	Buffered		Non-Buffered		Unit
		Min.	Max.	Min.	Max.	
T1	Between command & first parameter	13	756	13	857	tcy
T2	Between consecutive parameters	10	604	10	705	tcy
T3	Command Parameter Buffer full bit Reset after Parameter loaded	10	604	10	705	tcy
T4	Command busy bit reset after last parameter	128	702	128	803	tcy
T5	CPBF bit reset after last parameter	10	604	10	705	tcy



**WAVEFORMS (Continued)**

**Table 3. Receiver Interrupt Result Timing**

Symbol	Timing Parameter (clock cycles)	Buffered		Non-Buffered		Unit
		Min.	Max.	Min.	Max.	
T1	RxIRA bit set after RIC read	18	29	18	29	tcy
T2	RxINT goes away after last Int. Result read	16	27	16	27	tcy

WAVEFORMS (Continued)




Table 4. Transmit Interrupt Result

Symbol	Timing (Clock Cycle)	Buffered		Non-Buffered		Unit
		Min.	Max.	Min.	Max.	
T1	TxINT inactive after Int. Results read	13	353	13	454	tcy

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-0.5V to +7V
Power Dissipation	1 Watt

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS (8273, 8273-4) (T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5.0V ± 5%)**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
V <sub>IL</sub>	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	I <sub>OL</sub> = 2.0 mA for Data Bus Pins I <sub>OL</sub> = 1.0 mA for Output Port Pins I <sub>OL</sub> = 1.6 mA for All Other Pins
V <sub>OH</sub>	Output High Voltage	2.4		V	I <sub>OH</sub> = -200 μA for Data Bus Pins I <sub>OH</sub> = -100 μA for All Other Pins
I <sub>IL</sub>	Input Load Current		± 10	μA	V <sub>IN</sub> = V <sub>CC</sub> to 0V
I <sub>OFL</sub>	Output Leakage Current		± 10	μA	V <sub>OUT</sub> = V <sub>CC</sub> to .45V
I <sub>CC</sub>	V <sub>CC</sub> Supply Current		180	mA	

**CAPACITANCE (8273, 8273-4) (T<sub>A</sub> = 25°C, V<sub>CC</sub> = GND = 0V)**

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
C <sub>IN</sub>	Input Capacitance			10	pF	t <sub>c</sub> = 1 MHz
C <sub>I/O</sub>	I/O Capacitance			20	pF	Unmeasured Pins Returned to GND

**A.C. CHARACTERISTICS (T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5.0V ± 5%)**
**CLOCK TIMING (8273)**

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
t <sub>CY</sub>	Clock	250		1000	ns	64K Baud Max Operating Rate
t <sub>CL</sub>	Clock Low	120			ns	
t <sub>CH</sub>	Clock High	120			ns	

**CLOCK TIMING (8273-4)**

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions
t <sub>CY</sub>	Clock	286		1000	ns	56K Baud Max Operating Rate
t <sub>CL</sub>	Clock Low	135			ns	
t <sub>CH</sub>	Clock High	135			ns	

**A.C. CHARACTERISTICS (8273, 8273-4)** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5.0\text{V} \pm 5\%$ )**READ CYCLE**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AC}$	Select Setup to $\overline{RD}$	0		ns	Note 2
$t_{CA}$	Select Hold from $\overline{RD}$	0		ns	Note 2
$t_{RR}$	$\overline{RD}$ Pulse Width	250		ns	
$t_{AD}$	Data Delay from Address		300	ns	Note 2
$t_{RD}$	Data Delay from $\overline{RD}$		200	ns	$C_L = 150\text{ pF}$ , Note 2
$t_{DF}$	Output Float Delay	20	100	ns	$C_L = 20\text{ pF}$ for Minimum; $150\text{ pF}$ for Maximum
$t_{DC}$	DACK Setup to $\overline{RD}$	25		ns	
$t_{CD}$	DACK Hold from $\overline{RD}$	25		ns	
$t_{KD}$	Data Delay from DACK		300	ns	

**WRITE CYCLE**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AC}$	Select Setup to $\overline{WR}$	0		ns	
$t_{CA}$	Select Hold from $\overline{WR}$	0		ns	
$t_{WW}$	$\overline{WR}$ Pulse Width	250		ns	
$t_{DW}$	Data Setup to $\overline{WR}$	150		ns	
$t_{WD}$	Data Hold from $\overline{WR}$	0		ns	
$t_{DC}$	DACK Setup to $\overline{WR}$	25		ns	
$t_{CD}$	DACK Hold from $\overline{WR}$	25		ns	

**DMA**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{CQ}$	Request Hold from $\overline{WR}$ or $\overline{RD}$ (for Non-Burst Mode)		200	ns	


**OTHER TIMING**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{RSTW}$	Reset Pulse Width	10		$t_{CY}$	
$t_r$	Input Signal Rise Time		20	ns	
$t_f$	Input Signal Fall Time		20	ns	
$t_{RSTS}$	Reset to First $\overline{IOWR}$	2		$t_{CY}$	
$t_{CY32}$	32X Clock Cycle Time	$13.02 \cdot t_{CY}$		ns	
$t_{CL32}$	32X Clock Low Time	$4 \cdot t_{CY}$		ns	
$t_{CH32}$	32X Clock High Time	$4 \cdot t_{CY}$		ns	
$t_{DPLL}$	$\overline{DPLL}$ Output Low	$1 \cdot t_{CY} - 50$		ns	
$t_{DCL}$	Data Clock Low	$1 \cdot t_{CY} - 50$		ns	
$t_{DCH}$	Data Clock High	$2 \cdot t_{CY}$		ns	
$t_{DCY}$	Data Clock	$62.5 \cdot t_{CY}$		ns	Note 3
$t_{TD}$	Transmit Data Delay		200	ns	
$t_{DS}$	Data Setup Time	200		ns	
$t_{DH}$	Data Hold Time	100		ns	
$t_{FLD}$	$\overline{FLAG DET}$ Output Low	$8 \cdot t_{CY} \pm 50$		ns	


**NOTES:**

- All timing measurements are made at the reference voltages unless otherwise specified: Input "1" at 2.0V, "0" at 0.8V; Output "1" at 2.0V, "0" at 0.8V.
- $t_{AD}$ ,  $t_{RD}$ ,  $t_{AC}$ , and  $t_{CA}$  are not concurrent specs.
- If receive commands or Read/Write Port commands are issued while both the transmitter and receiver are active, this specification will be  $81.5 t_{CY}$  min.



**A.C. TESTING INPUT, OUTPUT WAVEFORM**






**A.C. TESTING LOAD CIRCUIT**





**WAVEFORMS**



WAVEFORMS (Continued)



**WAVEFORMS (Continued)**





# 8274 MULTI-PROTOCOL SERIAL CONTROLLER (MPSC)

- **Asynchronous, Byte Synchronous and Bit Synchronous Operation**
- **Two Independent Full Duplex Transmitters and Receivers**
- **Fully Compatible with 8048, 8051, 8085, 8088, 8086, 80188 and 80186 CPU's; 8257 and 8237 DMA Controllers; and 8089 I/O Proc.**
- **4 Independent DMA Channels**
- **Baud Rate: DC to 880K Baud**
- **Asynchronous:**
  - 5-8 Bit Character; Odd, Even, or No Parity; 1, 1.5 or 2 Stop Bits
  - Error Detection: Framing, Overrun, and Parity
- **Byte Synchronous:**
  - Character Synchronization, Int. or Ext.
  - One or Two Sync Characters
  - Automatic CRC Generation and Checking (CRC-16)
  - IBM Bisync Compatible
- **Bit Synchronous:**
  - SDLC/HDLC Flag Generation and Recognition
  - 8 Bit Address Recognition
  - Automatic Zero Bit Insertion and Deletion
  - Automatic CRC Generation and Checking (CCITT-16)
  - CCITT X.25 Compatible
- **Available in EXPRESS**
  - Standard Temperature Range
  - Extended Temperature Range

The Intel® 8274 Multi-Protocol Series Controller (MPSC) is designed to interface High Speed Communications Lines using Asynchronous, IBM Bisync, and SDLC/HDLC protocol to Intel microcomputer systems. It can be interfaced with Intel's MCS-48, -85, -51; iAPX-86, -88, -186 and -188 families, the 8237 DMA Controller, or the 8089 I/O Processor in polled, interrupt driven, or DMA driven modes of operation.

The MPSC is a 40 pin device fabricated using Intel's High Performance HMOS Technology.




Figure 1. Block Diagram




Figure 2. Pin Configuration

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied. Information Contained, Herein Supersedes Previously Published Specifications On The Devices From Intel.



Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
CLK	1	I	<b>Clock:</b> System clock, TTL compatible.
RESET	2	I	<b>Reset:</b> A low signal on this pin will force the MPSC to an idle state. TxDA and TxD <sub>B</sub> are forced high. The modem interface output signals are forced high. The MPSC will remain idle until the control registers are initialized. Reset must be true for one complete CLK cycle.
CD <sub>A</sub>	3	I	<b>Carrier Detect (Channel A):</b> This interface signal is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxDA line. If the auto enable control is set the 8274 will not enable the serial receiver until CD <sub>A</sub> has been activated.
RxC <sub>B</sub>	4	I	<b>Receive Clock (Channel B):</b> The serial data are shifted into the Receive Data input (RxD <sub>B</sub> ) on the rising edge of the Receive Clock.
CD <sub>B</sub>	5	I	<b>Carrier Detect (Channel B):</b> This interface signal is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxD <sub>B</sub> line. If the auto enable control is set the 8274 will not enable the serial receiver until CD <sub>B</sub> has been activated.
CTS <sub>B</sub>	6	I	<b>Clear to Send (Channel B):</b> This interface signal is supplied by the modem in response to an active RTS signal. CTS indicates that the data terminal/computer equipment is permitted to transmit data. In addition, if the auto enable control is set, the 8274 will not transmit data bytes until CTS has been activated.
TxC <sub>B</sub>	7	I	<b>Transmit Clock (Channel B):</b> The serial data are shifted out from the Transmit Data output (TxD <sub>B</sub> ) on the falling edge of the Transmit Clock.
TxD <sub>B</sub>	8	O	<b>Transmit Data (Channel B):</b> This pin transmits serial data to the communications channel (Channel B).
RxD <sub>B</sub>	9	I	<b>Receive Data (Channel B):</b> This pin receives serial data from the communications channel (Channel B).
SYNDET <sub>B</sub> /RTS <sub>B</sub>	10	I/O	<p><b>Synchronous Detection (Channel B):</b> This pin is used in byte synchronous mode as either an internal sync detect (output) or as a means to force external synchronization (input). In SDLC mode, this pin is an output indicating flag detection. In asynchronous mode it is a general purpose input (Channel B).</p> <p><b>Request to Send (Channel B):</b> General purpose output, generally used to signal that Channel B is ready to send data.</p> <p>SYNDET<sub>B</sub> or RTS<sub>B</sub> selection is done by WR2; D7, (Channel A)</p>

Symbol	Pin No.	Type	Name and Function	
RDY <sub>B</sub> / TxDRQ <sub>A</sub>	11	O	<b>Ready (Channel B)/Transmitter DMA Request (Channel A):</b> In mode 0 this pin is RDY <sub>B</sub> and is used to synchronize data transfers between the processor and the MPSC (Channel B). In modes 1 and 2 this pin is TxDRQ <sub>A</sub> and is used by the Channel A transmitter to request a DMA transfer.	
DB7	12	I/O	<b>Data Bus:</b> The Data Bus lines are bidirectional three state lines which interface with the system's Data Bus.	
DB6	13			
DB5	14			
DB4	15			
DB3	16			
DB2	17			
DB1	18			
DB0	19			
GND	20			<b>Ground.</b>
V <sub>cc</sub>	40			<b>Power:</b> +5V Supply.
CTS <sub>A</sub>	39	I	<b>Clear to Send (Channel A):</b> This interface signal is supplied by the Modem in response to an active RTS signal. CTS indicates that the data terminal/computer equipment is permitted to transmit data. In addition, if the auto enable control is set, the 8274 will not transmit data bytes until CTS has been activated.	
RTS <sub>A</sub>	38	O	<b>Request To Send (Channel A):</b> general purpose output commonly used to signal that Channel A is ready to send data.	
TxD <sub>A</sub>	37	O	<b>Transmit Data (Channel A):</b> This pin transmits serial data to the communications channel (Channel A).	
TxC <sub>A</sub>	36	I	<b>Transmit Clock (Channel A):</b> The serial data are shifted out from the Transmit Data output (TxD <sub>A</sub> ) on the falling edge of the Transmit Clock.	
RxC <sub>A</sub>	35	I	<b>Receive Clock (Channel A):</b> The serial data are shifted into the Receive Data input (RxD <sub>A</sub> ) on the rising edge of the Receive Clock.	
RxD <sub>A</sub>	34	I	<b>Receive Data (Channel A):</b> This pin receives serial data from the communications channel (Channel A).	
SYNDET <sub>A</sub>	33	I/O	<b>Synchronous Detection (Channel A):</b> This pin is used in byte synchronous mode as either an internal sync detect (output) or as a means to force external synchronization (input). In SDLC mode, this pin is an output indicating flag detection. In asynchronous mode it is a general purpose input (Channel A).	
RDY <sub>A</sub> / RxDRQ <sub>A</sub>	32	O	<b>Ready:</b> In mode 0 this pin is RDY <sub>A</sub> and is used to synchronize data transfers between the processor and the MPSC (Channel A). In modes 1 and 2 this pin is RxDRQ <sub>A</sub> and is used by the channel A receiver to request a DMA transfer.	
DTR <sub>A</sub>	31	O	<b>Data Terminal Ready (Channel A):</b> General purpose output.	

Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
I <sup>PC</sup> / TxDRQ <sub>B</sub>	30	O	<b>Interrupt Priority Out/Transmitter DMA Request (Channel B):</b> In modes 0 and 1, this pin is Interrupt Priority Out. It is used to establish a hardware interrupt priority scheme with I <sup>PI</sup> . It is low only if I <sup>PI</sup> is low and the controlling processor is not servicing an interrupt from this MPSC. In mode 2 it is TxDRQ <sub>B</sub> and is used to request a DMA cycle for a transmit operation (Channel B).
I <sup>PI</sup> / RxDRQ <sub>B</sub>	29	I/O	<b>Interrupt Priority In/Receiver DMA Request (Channel B):</b> In modes 0 and 1, I <sup>PI</sup> is Interrupt Priority In. A low on I <sup>PI</sup> means that no higher priority device is being serviced by the controlling processor's interrupt service routine. In mode 2 this pin is RxDRQ <sub>B</sub> and is used to request a DMA cycle for a receive operation (Channel B). In Interrupt mode, this pin must be tied low.
INT	28	O	<b>Interrupt:</b> The interrupt signal indicates that the highest priority internal interrupt requires service (open collector). Priority can be resolved via an external interrupt controller or a daisy-chain scheme.

Symbol	Pin No.	Type	Name and Function
INTA	27	I	<b>Interrupt Acknowledge:</b> This Interrupt Acknowledge signal allows the highest priority interrupting device to generate an interrupt vector. This pin must be pulled high (inactive) in non-vector mode.
DTR <sub>B</sub>	26	O	<b>Data Terminal Ready (Channel B):</b> This is a general purpose output.
A <sub>0</sub>	25	I	<b>Address:</b> This line selects Channel A or B during data or command transfers. A low selects Channel A.
A <sub>1</sub>	24	I	<b>Address:</b> This line selects between data or command information transfer. A low means data.
CS	23	I	<b>Chip Select:</b> This signal selects the MPSC and enables reading from or writing into its registers
RD	22	I	<b>Read:</b> Read controls a data byte or status byte transfer from the MPSC to the CPU.
WR	21	I	<b>Write:</b> Write controls transfer of data or commands to the MPSC.

## RESET

When the 8274 RESET line is activated, both MPSC channels enter the idle state. The serial output lines are forced to the marking state (high) and the modem interface signals (RTS, DTR) are forced high. In addition, the pointers registers are set to zero.

## GENERAL DESCRIPTION

The Intel 8274 Multi-Protocol Serial Controller is a microcomputer peripheral device which supports Asynchronous, Byte Synchronous (Monosync, IBM Bisync), and Bit Synchronous (ISO's HDLC, IBM's SDLC) protocols. This controller's flexible architecture allows easy implementation of many variations of these three protocols with low software and hardware overhead.

The Multi-Protocol Serial controller (MPSC) implements two independent serial receiver/transmitter channels.

The MPSC supports several microprocessor interface options: Polled, Wait, Interrupt driven and DMA driven. The MPSC is designed to support INTEL'S MCS-85 and iAPX 86, 88, 186, 188 families.

## FUNCTIONAL DESCRIPTION

Additional information on Asynchronous and Synchronous Communications with the 8274 is available respectively in the Applications Notes AP 134 and AP 145.

Command, parameter, and status information is stored in 21 registers within the MPSC (8 writable registers for each channel, 2 readable registers for Channel A and 3 readable registers for Channel B).

In the following discussion, the writable registers will be referred to as WRO through WR7 and the readable registers will be referred to as RRO through RR2.

This section of the data sheet describes how the Asynchronous and Synchronous protocols are implemented in the MPSC. It describes general considerations, transmit operation, and receive operation for Asynchronous, Byte Synchronous, and Bit Synchronous protocols.

## ASYNCHRONOUS OPERATIONS

### TRANSMITTER/RECEIVER INITIALIZATION

(See Detailed Command Description Section for complete information)

In order to operate in asynchronous mode, each MPSC channel must be initialized with the following information:

1. **Transmit/Receive Clock Rate.** This parameter is specified by bits 6 and 7 of WR4. The clock rate may be set to 1, 16, 32, or 64 times the data-link bit rate. If the X1 clock mode is selected, the bit synchronization must be accomplished externally.
2. **Number of Stop Bits.** This parameter is specified by bits 2 and 3 of WR4. The number of stop bits may be set to 1, 1 1/2, or 2.
3. **Parity Selection.** Parity may be set for odd, even, or no parity by bits 0 and 1 of WR4.
4. **Receiver Character Length.** This parameter sets the length of received characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 6 and 7 of WR3.
5. **Receiver Enable.** The serial-channel receiver operation may be enabled or disabled by setting or clearing bit 0 of WR3.
6. **Transmitter Character Length.** This parameter sets the length of transmitted characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 5 and 6 of WR5. Characters of less than 5 bits in length may be transmitted by setting the transmitted length to five bits (set bits 5 and 6 of WR5 to 0).

The MPSC then determines the actual number of bits to be transmitted from the character data byte. The bits to be transmitted must be right justified in the data byte, the next three bits must be set to 0 and all remaining bits must be set to 1. The following table illustrates the data formats for transmission of 1 to 5 bits of data:

									Number of Bits Transmitted
D7	D6	D5	D4	D3	D2	D1	D0		(Character Length)
1	1	1	1	0	0	0	c		1
1	1	1	0	0	0	c	c		2
1	1	0	0	0	c	c	c		3
1	0	0	0	c	c	c	c		4
0	0	0	c	c	c	c	c		5

7. **Transmitter Enable.** The serial channel transmitter operation may be enabled or disabled by setting or clearing bit 3 of WR5

8. **Interrupt Mode.**

For data transmission via a modem or RS-232-C interface, the following information must also be specified:

1. The Request To Send (RTS) (WR5; D1) and Data Terminal Ready (DTR) (WR5; D7) bits must be set along with the Transmit Enable bit (WR5; D3).
2. Auto Enable may be set to allow the MPSC to automatically enable the channel transmitter when the clear-to-send signal is active and to automatically enable the receiver when the carrier-detect signal is active. However, the Transmit Enable bit (WR3; D3) and Receive Enable bit (WR3; D1) must be set in order to use the Auto Enable mode. Auto Enable is controlled by bit 5 of WR3.

When loading Initialization parameters into the MPSC, WR4 information must be written before the WR1, WR3, WR5 parameters commands.

During initialization, it is desirable to guarantee that the external/status latches reflect the latest interface information. Since up to two state changes are internally stored by the MPSC, at least two Reset External/Status Interrupt commands must be issued. This procedure is most easily accomplished by simply issuing this reset command whenever the pointer register is set during initialization.

An MPSC initialization procedure (MPSC\$RX\$INIT) for asynchronous communication is listed in Intel Application Note AP 134.

### TRANSMIT

The transmit function begins when the Transmit Enable bit (WR5; D3) is set. The MPSC automatically adds the start bit, the programmed parity bit (odd, even or no parity) and the programmed number of stop bits (1, 1.5 or 2 bits) to the data character being transmitted. 1.5 stop bits option must be used with X16, X32 or X64 clock options only.

The serial data are shifted out from the Transmit Data (TxD) output on the falling edge of the Transmit Clock (TxC) input at a rate programmable to 1, 1/16th, 1/32nd, or 1/64th of the clock rate supplied to the TxC input.

The TxD output is held high when the transmitter has no data to send, unless, under program control, the Send Break (WR5; D4) command is issued to hold the TxD low.

If the External/Status Interrupt bit (WR1; D0) is set, the status of  $\overline{CD}$ ,  $\overline{CTS}$  and  $\overline{SYNDET}$  are monitored and, if any changes occur for a period of time greater than the minimum specified pulse width, an interrupt is generated.  $\overline{CTS}$  is usually monitored using this interrupt feature (e.g. Auto Enable option).

The Transmit Buffer Empty bit (RRO; D2) is set by the MPSC when the data byte from the buffer is loaded in the transmit shift register. Data should be written to the MPSC only when the Tx buffer becomes empty to prevent overwriting.

## Receive

The receive function begins when the Receive Enable (WR3; D0) bit is set. If the Auto Enable (WR3; D5) option is selected, then Carrier Detect ( $\overline{CD}$ ) must also be low. A valid start bit is detected if a low persists for at least 1/2 bit time on the Receive Data (RxD) input.

The data is sampled at mid-bit time, on the rising edge of RxC, until the entire character is assembled. The receiver inserts 1's when a character is less than 8 bits. If parity (WR4; D0) is enabled and the character is less than 8 bits the parity bit is not stripped from the character.

## Error Reporting

The receiver also stores error status for each of the 3 data characters in the data buffer. Three error conditions may be encountered during data reception in the asynchronous mode:

1. **Parity.** If parity bits are computed and transmitted with each character and the MPSC is set to check parity (bit 0 in WR4 is set), a parity error will occur whenever the number of "1" bits within the character (including the parity bit) does not match the odd/even setting of the parity check flag (bit 1 in WR4). When a parity error is detected, the parity error flag (RR1; D4) is set and remains set until it is reset by the Error Reset command (WR0; D5, D4, D3).

2. **Framing.** A framing error will occur if a stop bit is not detected immediately following the parity bit (if parity checking is enabled) or immediately following the most-significant data bit (if parity checking is not enabled). When a Framing Error is detected, the Framing Error bit (RR1; D6) is set. The detection of a Framing Error adds an additional 1/2 bit time to the character time so the Framing Error is not interpreted as a new start bit.

3. **Overrun.** If the CPU fails to read a data character while more than three characters have been received, the Receive Overrun bit (RR1; D5) is set. When this occurs, the fourth character assembled replaces the third character in the receive buffers. Only the overwritten character is flagged with the Receive Overrun bit. The Receive Overrun bit (RR1, D5) is reset by the Error Reset command (WR0; D5, D4, D3).

## External/Status Latches

The MPSC continuously monitors the state of five external/status conditions:

1. CTS — clear-to-send input pin.
2. CD — carrier-detect input pin.
3.  $\overline{SYNDET}$  — sync-detect input pin. This pin may be used as a general-purpose input in the asynchronous communication mode.
4. BREAK — a break condition (series of space bits on the receiver input pin).
5. Tx UNDERRUN/EOM — Transmitter Underrun/End of Message.

A change of state in any of these monitored conditions will cause the associated status bit in RRO to be latched (and optionally cause an interrupt).

If the External/Status Interrupt bit (WR1; D0) is enabled, Break Detect (RR0; D7) and Carrier Detect (RR0; D3) will cause an interrupt. Reset External/Status interrupts (WR0; D5, D4, D3) will clear Break Detect and Carrier Detect bits if they are set.

**Asynchronous Mode Register Setup**

	D7	D6	D5	D4	D3	D2	D1	D0
<b>WR3</b>	00 Rx 5 b/char 01 Rx 7 b/char 10 Rx 6 b/char 11 Rx 8 b/char		AUTO ENABLE	0	0	0	0	Rx ENABLE
<b>WR4</b>	00 X1 Clock 01 X16 Clock 10 X32 Clock 11 X64 Clock		0	0	01 1 STOP BIT 10 1½ STOP BITS 11 2 STOP BITS		EVEN/ ODD PARITY	PARITY ENABLE
<b>WR5</b>	DTR	00 Tx ≤5 b/char 01 Tx 7 b/char 10 Tx 6 b/char 11 Tx 8 b/char		SEND BREAK	Tx ENABLE	0	RTS	0

**SYNCHRONOUS OPERATION—  
MONOSYNC, BISYNC**
**General**

The MPSC must be initialized with the following parameters: odd or even parity (WR4; D1,D0), X1 clock mode (WR4; D7, D6), 8- or 16-bit sync character (WR4; D5, D4), CRC polynomial (WR5; D2), Transmitter Enable (WR5; D3), interrupt modes (WR1, WR2), transmit character length (WR5; D6, D5) and receive character length (WR3; D7, D6). WR4 parameters must be written before WR1, WR3, WR5, WR6 and WR7.

The data is transmitted on the falling edge of the Transmit Clock, (TxC) and is received on the rising edge of Receive Clock (RxC). The X1 clock is used for both transmit and receive operations for all three sync modes: Mono, Bi and External.


**Transmit Set-Up—Monosync, Bisync**

Transmit data is held high after channel reset, or if the transmitter is not enabled. A break may be programmed to generate a spacing line that begins as soon as the Send Break (WR5; D4) bit is set. With the transmitter fully initialized and enabled, the default condition is continuous transmission of the 8- or 16-bit sync character.

Using interrupts for data transfer requires that the Transmit Interrupt/DMA Enable bit (WR1; D1) be set. An interrupt is generated each time the transmit buffer becomes empty. The interrupt can be satisfied

**Synchronous Mode Register Setup—Monosync, Bisync**

	D7	D6	D5	D4	D3	D2	D1	D0
<b>WR3</b>	00 Rx 5 b/char 01 Rx 7 b/char 10 Rx 6 b/char 11 Rx 8 b/char		AUTO ENABLE	ENTER HUNT MODE	Rx CRC ENABLE	0	SYNC CHAR LOAD INHIBIT	Rx ENABLE
<b>WR4</b>	0	0	00 8 bit Sync 01 16 bit Sync 11 Ext Sync		0	0	EVEN/ ODD PARITY	PARITY ENABLE
<b>WR5</b>	DTR	00 Tx ≤5 b/char 01 Tx 7 b/char 10 Tx 6 b/char 11 Tx 8 b/char		SEND BREAK	Tx ENABLE	1 (SELECTS CRC-16)	RTS	Tx CRC ENABLE



**Figure 3. Command/Status Register Architecture (each serial channel)**

Command, parameter, and status information is stored in 21 registers within the MPSC (8 writable registers for each channel, 2 readable registers for Channel A and 3 readable registers for Channel B). They are all accessed via the command ports.

An internal pointer register selects which of the command or status registers will be read or written during a command/status access of an MPSC channel.

After reset, the contents of the pointer registers are zero. The first write to a command register causes the data to be loaded into Write Register 0 (WR0). The three least significant bits of WR0 are loaded into the Command/Status Pointer. The next read or write operation accesses the read or write register selected by the pointer. The pointer is reset after the read or write operation is completed.

either by writing another character into the transmitter or by resetting the Transmitter Interrupt/DMA Pending latch with a Reset Transmitter Interrupt/DMA Pending Command (WR0; D5, D4, D3). If nothing more is written into the transmitter, there can be no further Transmit Buffer Empty interrupt, but this situation does cause a Transmit Underrun condition (RR0; D6).

Data Transfers using the RDY signal are for software controlled data transfers such as block moves. RDY tells the CPU that the MPSC is not ready to accept/provide data and that the CPU must extend the output/input cycle. DMA data transfers use the TxDRQ A/B signals which indicate that the transmit buffer is empty, and that the MPSC is ready to accept the next data character. If the data character is not loaded into the MPSC by the time the transmit shift register is empty, the MPSC enters the Transmit Underrun condition.

The MPSC has two programmable options for solving the transmit underrun condition: it can insert sync characters, or it can send the CRC characters generated so far, followed by sync characters. Following a chip or channel reset, the Transmit Underrun/EOM status bit (RR0; D6) is in a set condition allowing the insertion of sync characters when there is no data to send. The CRC is not calculated on these automatically inserted sync characters. When the CPU detects the end of message, a Reset Transmit Underrun/EOM command can be issued. This allows CRC to be sent when the transmitter has no data to send.

In the case of sync insertion, an interrupt is generated only after the first automatically inserted sync character has been loaded in the Transmit Shift Register. The status register indicates the Transmit Underrun/EOM bit and the Transmit Buffer Empty bit are set.

In the case of CRC insertion, the Transmit Underrun/EOM bit is set and the Transmit Buffer Empty bit is reset while CRC is being sent. When CRC has been completely sent, the Transmit Buffer Empty status bit is set and an interrupt is generated to indicate to the CPU that another message can begin (this interrupt occurs because CRC has been sent and sync has been loaded into the Tx Shift Register). If no more messages are to be sent, the program can terminate transmission by resetting RTS, and disabling the transmitter (WR5; D3).

**Bisync CRC Generation.** Setting the Transmit CRC enable bit (WR5; D0) indicates CRC accumulation when the program sends the first data character to

the MPSC. Although the MPSC automatically transmits up to two sync characters (16 bit sync), it is wise to send a few more sync characters ahead of the message (before enabling Transmit CRC) to ensure synchronization at the receiving end.

The Transmit CRC Enable bit can be changed on the fly any time in the message to include or exclude a particular data character from CRC accumulation. The Transmit CRC Enable bit should be in the desired state when the data character is loaded into the transmit shift register. To ensure this bit in the proper state, the Transmit CRC Enable bit must be issued before sending the data character to the MPSC.

**Transmit Transparent Mode.** Transparent mode (Bisync protocol) operation is made possible by the ability to change Transmit CRC Enable on the fly and by the additional capability of inserting 16 bit sync characters. Exclusion of DLE characters from CRC calculation can be achieved by disabling CRC calculation immediately preceding the DLE character transfer to the MPSC.

In the transmit mode, the transmitter always sends the programmed number of sync bits (8 or 16) (WR4; D5, D4). When in the Monosync mode, the transmitter sends from WR6 and the receiver compares against WR7. One of two CRC polynomials, CRC 16 or SDLC, may be used with synchronous modes. In the transmit initialization process, the CRC generator is initialized by setting the Reset Transmit CRC Generator command (WR0; D7, D6).

The External/Status interrupt (WR1; D0) mode can be used to monitor the status of the  $\overline{\text{CTS}}$  input as well as the Transmit Underrun/EOM latch. Optionally, the Auto Enable (WR3; D5) feature can be used to enable the transmitter when  $\overline{\text{CTS}}$  is active. The first data transfer to the MPSC can begin when the External/Status interrupt occurs (CTS (RR0; D5) status bit set) following the Transmit Enable command (WR5; D3).

## Receive

After a channel reset, the receiver is in the Hunt phase, during which the MPSC looks for character synchronization. The Hunt begins only when the receiver is enabled and data transfer begins only when character synchronization has been achieved. If character synchronization is lost, the hunt phase can be re-entered by writing the Enter Hunt Phase (WR3; D4) bit. The assembly of received data continues until the MPSC is reset or until the receiver is

disabled (by command or by  $\overline{CD}$  while in the Auto Enables mode) or until the CPU sets the Enter Hunt Phase bit. Under program control, all the leading sync characters of the message can be inhibited from loading the receive buffers by setting the Sync Character Load Inhibit (WR3; D1) bit. After character synchronization is achieved the assembled characters are transferred to the receive data FIFO. After receiving the first data character, the Sync Character Load Inhibit bit should be reset to zero so that all characters are received, including the sync characters. This is important because the received CRC may look like a sync character and not get received.

Data may be transferred with or without interrupts. Transferring data without interrupts is used for a purely polled operation or for off-line conditions. There are three interrupt modes available for data transfer: Interrupt on First Character Only, Interrupt on Every Character, and Special Receive Conditions Interrupt.

Interrupt on First Character Only mode is normally used to start a polling loop, a block transfer sequence using RDY to synchronize the CPU to the incoming data rate, or a DMA transfer using the RxDRQ signal. The MPSC interrupts on the first character and thereafter only interrupts after a Special Receive Condition is detected. This mode can be reinitialized using the Enable Interrupt on Next Receive Character (WR0; D5, D4, D3) command which allows the next character received to generate an interrupt. Parity Errors do not cause interrupts, but End of Frame (SDLC operation) and Receive-Overrun do cause interrupts in this mode. If the external status interrupts (WR1; D0) are enabled an interrupt may be generated any time the  $\overline{CD}$  changes state.

Interrupt On Every Character mode generates an interrupt whenever a character enters the receive

buffer. Errors and Special Receive Conditions generate a special vector if the Status Affects Vector (WR1B; D2) is selected. Also the Parity Error may be programmed (WR1; D4, D3) not to generate the special vector while in the Interrupt On Every Character mode.

The Special Receive Condition interrupt can only occur while in the Receive Interrupt On First Character Only or the Interrupt On Every Receive Character modes. The Special Receive Condition interrupt is caused by the Receive Overrun (RR1; D5) error condition. The error status reflects an error in the current word in the receive buffer, in addition to any Parity or Overrun errors since the last Error Reset (WR0; D5, D4, D3). The Receive Overrun and Parity error status bits are latched and can only be reset by the Error Reset (WR0; D5, D4, D3) command.

The CRC check result may be obtained by checking for CRC bit (RR1; D6). This bit gives the valid CRC result 16 bit times after the second CRC byte has been read from the MPSC. After reading the second CRC byte, the user software must read two more characters (may be sync characters) before checking for CRC result in RR1. Also for proper CRC computation by the receiver, the user software must reset the Receive CRC Checker (WR0; D7, D6) after receiving the first valid data character. The receive CRC Enable bit (WR3; D3) may also be enabled at this time.

## SYNCHRONOUS OPERATION—SDLC

### General

Like the other synchronous operations the SDLC mode must be initialized with the following parameters: SDLC mode (WR4; D5, D4), SDLC polynomial (WR5; D2), Request to Send, Data Terminal Ready,

Synchronous Mode Register Setup—SDLC/HDLC

	D7	D6	D5	D4	D3	D2	D1	D0
<b>WR3</b>	00 Rx 5b/char 01 Rx 7b/char 10 Rx 6b/char 11 Rx 8b/char		AUTO ENABLES	ENTER HUNT MODE	Rx CRC ENABLE	ADDRESS SEARCH MODE	0	Rx ENABLE
<b>WR4</b>	0	0	1 0 (SELECTS SDLC/ HDLC MODE)		0	0	0	0
<b>WR5</b>	DTR	00 Tx ≤5b/char 01 Tx 7b/char 10 Tx 6b/char 11 Tx 8b/char		SEND BREAK	Tx ENABLE	0 (SELECTS SDLC/ HDLC CRC)	RTS	Tx CRC ENABLE



transmit character length (WR5; D6, D5), interrupt modes (WR1; WR2), Transmit Enable (WR5; D3), Receive Enable (WR3; D0), Auto Enable (WR3; D5) and External/Status Interrupt (WR1; D0). WR4 parameters must be written before WR1, WR3, WR5, WR6 and WR7.

The Interrupt modes for SDLC operation are similar to those discussed previously in the synchronous operations section.

**Transmit**

After a channel reset, the MPSC begins sending SDLC flags.

Following the flags in an SDLC operation the 8-bit address field, control field and information field may be sent to the MPSC by the microprocessor. The MPSC transmits the Frame Check Sequence using the Transmit Underrun feature. The MPSC automatically inserts a zero after every sequence of 5 consecutive 1's except when transmitting Flags or Aborts.

SDLC—like protocols do not have provision for fill characters within a message. The MPSC therefore automatically terminates an SDLC frame when the transmit data buffer and output shift register have no more bits to send. It does this by sending the two bytes of CRC and then one or more flags. This allows very high-speed transmissions under DMA or CPU control without requiring the CPU to respond quickly to the end-of-message situation.

After a reset, the Transmit Underrun/EOM status bit is in the set state and prevents the insertion of CRC characters during the time there is no data to send. Flag characters are sent. The MPSC begins to send the frame when data is written into the transmit buffer. Between the time the first data byte is written, and the end of the message, the Reset Transmit Underrun/EOM (WR0; D7, D6) command must be issued. The Transmit Underrun/EOM status bit (RR0; D6) is in the reset state at the end of the message which automatically sends the CRC characters.

The MPSC may be programmed to issue a send Abort command (WR0; D5, D4, D3). This command causes at least eight 1's but less than fourteen 1's to be sent before the line reverts to continuous flags.

**Receive**

After initialization, the MPSC enters the Hunt phase, and remains in the Hunt phase until the first Flag is received. The MPSC never again enters the Hunt phase unless the microprocessor writes the Enter Hunt command. The MPSC will also detect flags separated by a single zero. For example, the bit pattern 01111110111110 will be detected as two flags.

The MPSC can be programmed to receive all frames or it can be programmed to the Address Search Mode. In the Address Search Mode, only frames with addresses that match the value in WR6 or the global address (0FFH) are received by the MPSC. Extended address recognition must be done by the microprocessor software.

The control and information fields are received as data.

SDLC/HDLC CRC calculation does not have an 8-bit delay, since all characters are included in the calculation, unlike Byte Synchronous Protocols.

Reception of an abort sequence (7 or more 1's) will cause the Break/Abort bit (RR0; D7) to be set and will cause an External/Status interrupt, if enabled. After the Reset External/Status Interrupts Command has been issued, a second interrupt will occur at the end of the abort sequence.

**MPSC**

**Detailed Command/Status Description**

**GENERAL**

The MPSC supports an extremely flexible set of serial and system interface modes.

The system interface to the CPU consists of 8 ports or buffers:

$\overline{CS}$	A <sub>1</sub>	A <sub>0</sub>	Read Operation	Write Operation
0	0	0	Ch. A Data Read	Ch. A Data Write
0	1	0	Ch. A Status Read	Ch. A Command/Parameter
0	0	1	Ch. B Data Read	Ch. B Data Write
0	1	1	Ch. B Status Read	Ch. B Command/Parameter
1	X	X	High Impedance	High Impedance


Data buffers are addressed by A<sub>1</sub> = 0, and Command ports are addressed by A<sub>1</sub> = 1.

**COMMAND/STATUS DESCRIPTION**

The following command and status bytes are used during initialization and execution phases of operation. All Command/Status operations on the two channels are identical, and independent, except where noted.

**Detailed Register Description**

**Write Register 0 (WR0):**



**WR0**

D2, D1, D0—Command/Status Register Pointer bits determine which write-register the next byte is to be written into, or which read-register the next byte is to be read from. After reset, the first byte written into either channel goes into WR0. Following a read or write to any register (except WR0) the pointer will point to WR0.

D5, D4, D3—Command bits determine which of the basic seven commands are to be performed.


- Command 0 Null—has no effect.
  - Command 1 Send Abort—causes the generation of eight to thirteen 1's when in the SDLC mode.
  - Command 2 Reset External/Status Interrupts—resets the latched status bits of RR0 and re-enables them, allowing interrupts to occur again.
  - Command 3 Channel Reset—resets the Latched Status bits of RR0, the interrupt prioritization logic and all control registers for the channel. Four extra system clock cycles should be allowed for MPSC reset time before any additional commands or controls are written into the channel.
  - Command 4 Enable Interrupt on Next Receive Character—if the Interrupt on First Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the MPSC for the next message.
  - Command 5 Reset Transmitter Interrupt/DMA Pending—if The Transmit Interrupt/DMA Enable mode is selected, the MPSC automatically interrupts or requests DMA data transfer when the transmit buffer becomes empty. When there are no more characters to be sent, issuing this command prevents further transmitter interrupts or DMA requests until the next character has been completely sent.
  - Command 6 Error Reset—error latches, Parity and Overrun errors in RR1 are reset.
  - Command 7 End of Interrupt—resets the interrupt-in-service latch of the highest-priority internal device under service.
- D7, D6 CRC Reset Code
- 00 Null—has no effect.
  - 01 Reset Receive CRC Checker—resets the CRC checker to 0's. If in SDLC mode the CRC checker is initialized to all 1's.

- 10 Reset Transmit CRC Generator —resets the CRC generator to 0's. If in SDLC mode the CRC generator's initialized to all 1's.
- 11 Reset Tx Underrun/End of Message Latch.

**D1** Transmitter Interrupt/DMA Enable —allows the MPSC to interrupt or request a DMA transfer when the transmitter buffer becomes empty.

**D2** Status Affects vector—(WR1, D2 active in channel B only.) If this bit is not set, then the fixed vector, programmed in WR2, is returned from an interrupt acknowledge sequence. If the bit is set then the vector returned from an interrupt acknowledge is variable as shown in the Interrupt Vector Table.

**Write Register 1 (WR1):**



- D4, D3** Receive Interrupt Mode
  - 0 0 Receive Interrupts/DMA Disabled
  - 0 1 Receive Interrupt on First Character Only or Special Condition
  - 1 0 Interrupt on All Receive Characters or Special Condition (Parity Error is a Special Receive Condition)
  - 1 1 Interrupt on All Receive Characters or Special Condition (Parity Error is not a Special Receive Condition).


**D5** Wait on Receive/Transmit—when the following conditions are met the RDY pin is activated, otherwise it is held in the High-Z state. (Conditions: Interrupt Enabled Mode, Wait Enabled, CS = 0, A0 = 0/1, and A1 = 0). The RDY pin is pulled low when the transmitter buffer is full or the receiver buffer is empty and it is driven High when the transmitter buffer is empty or the receiver buffer is full. The RDY<sub>A</sub> and RDY<sub>B</sub> may be wired OR connected since only one signal is active at any one time while the other is in the High Z state.

**WR1**

- D0** External/Status Interrupt Enable —allows interrupt to occur as the result of transitions on the CD, CTS or SYNDET inputs. Also allows interrupts as the result of a Break/Abort detection and termination, or at the beginning of CRC, or sync character transmission when the Transmit Underrun/EOM latch becomes set.
- D6** Must be Zero
- D7** Wait Enable—enables the wait function.

<b>WR2</b>	<b>Channel A</b>	D5, D4, D3	Interrupt Code—specifies the behavior of the MPSC when it receives an interrupt acknowledge sequence from the CPU. (See Interrupt Vector Mode Table).
D1, D0	System Configuration—These specify the data transfer from MPSC channels to the CPU, either interrupt or DMA based.	0 X X	Non-vectorred interrupts—intended for use with external DMA CONTROLLER. The Data Bus remains in a high impedance state during INTA sequences.
0 0	Channel A and Channel B both use interrupts	1 0 0	8085 Vector Mode 1—intended for use as the primary MPSC in a daisy chained priority structure. (See System Interface section)
0 1	Channel A uses DMA, Channel B uses interrupt	1 0 1	8085 Vector Mode 2—intended for use as any secondary MPSC in a daisy chained priority structure. (See System Interface section)
1 0	Channel A and Channel B both use DMA	1 1 0	8086/88 Vector Mode—intended for use as either a primary or secondary in a daisy chained priority structure. (See System Interface section)
1 1	Illegal Code	D6	Must be zero.
D2	Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources.	D7	zero Pin 10 = $\overline{RTS}_B$ one Pin 10 = $\overline{SYNDET}_B$
0	(Highest) RxA, TxA, RxB, TxB ExTA, ExTB (Lowest)		
1	(Highest) RxA, RxB, TxA, TxB, ExTA, ExTB (Lowest)		

**Write Register 2 (WR2): Channel A**



The following table describes the MPSC's response to an interrupt acknowledge sequence:

D5	D4	D3	$\overline{\text{IPI}}$	MODE	INTA	Data Bus
0	X	X	X	Non-vectored	Any INTA	D7 High Impedance D0
1	0	0	0	85 Mode 1	1st INTA 2nd INTA 3rd INTA	1 1 0 0 1 1 0 1 V7 V6 V5 V4* V3* V2* V1 V0 0 0 0 0 0 0 0 0
1	0	0	1	85 Mode 1	1st INTA 2nd INTA 3rd INTA	1 1 0 0 1 1 0 1 High Impedance High Impedance
1	1	0	0	86 Mode	1st INTA 2nd INTA	High Impedance V7 V6 V5 V4 V3 V2* V1*V0*
1	0	1	0	85 Mode 2	1st INTA 2nd INTA 3rd INTA	High Impedance V7 V6 V5 V4* V3* V2* V1 V0 0 0 0 0 0 0 0 0
1	0	1	1	85 Mode 2	1st INTA 2nd INTA 3rd INTA	High Impedance High Impedance High Impedance
1	1	0	1	86 Mode	1st INTA 2nd INTA	High Impedance High Impedance

\*These bits are variable if the "status affects vector" mode has been programmed, (WR1B, D2).

### Interrupt/DMA Mode, Pin Functions, and Priority


Ch. A WR2			Int/DMA Mode		Pin Functions				Priority	
D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	CH. A	CH. B	RDY <sub>A</sub> / RxDRQ <sub>A</sub> Pin 32	RDY <sub>B</sub> / TxDRQ <sub>A</sub> Pin 11	$\overline{\text{IPI}}$ / RxDRQ <sub>B</sub> Pin 29	$\overline{\text{IPO}}$ / TxDRQ <sub>B</sub> Pin 30	Highest	Lowest
0	0	0	INT	INT	RDY <sub>A</sub>	RDY <sub>B</sub>	$\overline{\text{IPI}}$	$\overline{\text{IPO}}$	RxA, TxA, RxB, TxB, EXT <sub>A</sub> , EXT <sub>B</sub>	
1	0	0	INT	INT					RxA, RxB, TxA, TxB, EXT <sub>A</sub> , EXT <sub>B</sub>	
0	0	1	DMA	INT	RxDRQ <sub>A</sub>	TxDRQ <sub>A</sub>	$\overline{\text{IPI}}$	$\overline{\text{IPO}}$	RxA, TxA (DMA)	
				INT					RxA <sup>1</sup> , RxB, TxB, EXT <sub>A</sub> , EXT <sub>B</sub> (INT)	
1	0	1	DMA	INT	RxDRQ <sub>A</sub>	TxDRQ <sub>A</sub>	$\overline{\text{IPI}}$	$\overline{\text{IPO}}$	RxA, TxA (DMA)	
				INT					RxA <sup>1</sup> , RxB, TxB, EXT <sub>A</sub> , EXT <sub>B</sub> (INT)	
0	1	0	DMA	DMA	RxDRQ <sub>A</sub>	TxDRQ <sub>A</sub>	RxDRQ <sub>B</sub>	TxDRQ <sub>B</sub>	RxA, TxA, RxB, TxB (DMA)	
				DMA					RxA <sup>1</sup> , RxB <sup>1</sup> , EXT <sub>A</sub> , EXT <sub>B</sub> (INT)	
1	1	0	DMA	DMA	RxDRQ <sub>A</sub>	TxDRQ <sub>A</sub>	RxDRQ <sub>B</sub>	TxDRQ <sub>B</sub>	RxA, RxB, TxA, TxB, (DMA)	
				DMA					RxA <sup>1</sup> , RxB <sup>1</sup> , EXT <sub>A</sub> , EXT <sub>B</sub> (INT)	

<sup>1</sup>Special Receive Condition

Interrupt Vector Mode Table

8085 Modes 8086/88 Mode	V <sub>4</sub> V <sub>2</sub>	V <sub>3</sub> V <sub>1</sub>	V <sub>2</sub> V <sub>0</sub>	Channel	Condition
Note 1: Special Receive Condition = Parity Error, Rx Overrun Error, Framing Error, End of Frame (SDLC)	0	0	0	B	Tx Buffer Empty Ext/Status Change Rx Char. Available Special Rx Condition (Note 1)
	0	0	1		
	0	1	0		
	0	1	1		
	1	0	0	A	Tx Buffer Empty Ext/Status Change Rx Char. Available Special Rx Condition (Note 1)
	1	0	1		
	1	1	0		
	1	1	1		


Write Register 2 (WR2): Channel B



WR2 CHANNEL B

D7-D0 Interrupt vector—This register contains the value of the interrupt vector placed on the data bus during interrupt acknowledge sequences.

Write Register 3 (WR3):



**WR3**

**D0** Receiver Enable—A one enables the receiver to begin. This bit should be set only after the receiver has been initialized.

**D1** Sync Character Load Inhibit—A one prevents the receiver from loading sync characters into the receive buffers. In SDLC, this bit must be zero.

**D2** Address Search Mode—If the SDLC mode has been selected, the MPSC will receive all frames unless this bit is a 1. If this bit is a 1, the MPSC will receive only frames with address bytes that match the global address (0FFH) or the value loaded into WR6. This bit must be zero in non-SDLC modes.


**D3** Receive CRC Enable—A one in this bit enables (or re-enables) CRC calculation. CRC calculation starts with the last character placed in the Receiver FIFO. A zero in this bit disables, but does not reset, the Receiver CRC generator.

**D4** Enter Hunt Phase—After initialization, the MPSC automatically enters the Hunt mode. If synchronization is lost, the Hunt phase can be re-entered by writing a one to this bit.

**D5** Auto Enable—A one written to this bit causes  $\overline{CD}$  to be automatic enable signal for the receiver and  $\overline{CTS}$  to be an automatic enable signal for the transmitter. A zero written to this bit limits the effect of  $\overline{CD}$  and  $\overline{CTS}$  signals to setting/resetting their corresponding bits in the status register (RR0).

- D7, D6** Receive Character length
- 0 0 Receive 5 Data bits/character
  - 0 1 Receive 7 Data bits/character
  - 1 0 Receive 6 Data bits/character
  - 1 1 Receive 8 Data bits/character

**Write Register 4 (WR4):**



**WR4**


**D0** Parity—a one in this bit causes a parity bit to be added to the programmed number of data bits per character for both the transmitted and received character. If the MPSC is programmed to receive 8 bits per character, the parity bit is not transferred to the microprocessor. With other receiver character lengths, the parity bit is transferred to the microprocessor.

**D1** Even/Odd Parity—if parity is enabled, a one in this bit causes the MPSC to transmit and expect even parity, and a zero causes it to send and expect odd parity.

**D3, D2** Stop bits/sync mode

- 0 0 Selects synchronous modes.
- 0 1 Async mode, 1 stop bit/character
- 1 0 Async mode, 1-½ stop bits/character
- 1 1 Async mode, 2 stop bits/character
- D5, D4 Sync mode select
  - 0 0 8 bit sync character
  - 0 1 16 bit sync character
  - 1 0 SDLC mode (Flag sync)
  - 1 1 External sync mode
- D7, D6 Clock mode—selects the clock/data rate multiplier for both the receiver and the transmitter. 1x mode must be selected for synchronous modes. If the 1x mode is selected, bit synchronization must be done externally.
  - 0 0 Clock rate = Data rate x 1
  - 0 1 Clock rate = Data rate x 16
  - 1 0 Clock rate = Data rate x 32
  - 1 1 Clock rate = Data rate x 64

**Write Register 5 (WR5):**




**WR5**

- D0 Transmit CRC Enable—a one in this bit enables the transmitter CRC generator. The CRC calculation is done when a character is moved from the transmit buffer into the shift register. A zero in this bit disables CRC calculations. If this bit is not set when a transmitter underrun occurs, the CRC will not be sent.
- D1 Request to Send—a one in this bit forces the RTS pin active (low) and zero in this bit forces the RTS pin inactive (high).
- D2 CRC Select—a one in this bit selects the CRC - 16 polynomial ( $X^{16} + X^{15} + X^2 + 1$ ) and a zero in this bit selects the CCITT-CRC polynomial ( $X^{16} + X^{12} + X^5 + 1$ ). In SDLC mode, CCITT-CRC must be selected.
- D3 Transmitter Enable—a zero in this bit forces a marking state on the transmitter output. If this bit is set to zero during data or sync character transmission, the marking state is entered after the character has been sent. If this bit is set to zero during transmission of a CRC character, sync or flag bits are substituted for the remainder of the CRC bits.
- D4 Send Break—a one in this bit forces the transmit data low. A zero in this bit allows normal transmitter operation.

**D6, D5 Transmit Character length**

- 0 0 Transmit 1 - 5 bits/character
- 0 1 Transmit 7 bits/character
- 1 0 Transmit 6 bits/character
- 1 1 Transmit 8 bits/character

Bits to be sent must be right justified least significant bit first, eg:






Five or less mode allows transmission of one to five bits per character. The microprocessor must format the data in the following way:

D7	D6	D5	D4	D3	D2	D1	D0		
1	1	1	1	0	0	0	B0	Sends one data bit	
1	1	1	0	0	0	B1	B0	Sends two data bits	
1	1	0	0	0	B2	B1	B0	Sends three data bits	
1	0	0	0	B3	B2	B1	B0	Sends four data bits	
0	0	0	B4	B3	B2	B1	B0	Sends five data bits	

D7 Data Terminal Ready—when set, this bit forces the  $\overline{\text{DTR}}$  pin active (low). When reset, this bit forces the  $\overline{\text{DTR}}$  pin inactive (high).


**Write Register 6 (WR6):**



**WR6**

D7–D0 Sync/Address—this register contains the transmit sync character in Monosync mode, the low order 8 sync bits in Bisync mode, or the Address byte in SDLC mode.


**Write Register 7 (WR7):**



**WR7**

D7–D0 Sync/Flag—this register contains the receive sync character in Monosync mode, the high order 8 sync bits in Bisync mode, or the Flag character (01111110) in SDLC mode. WR7 is not used in External Sync mode.

Read Register 0 (RR0):



RR0

- D0 Receive Character Available—this bit is set when the receive FIFO contains data and is reset when the FIFO is empty.
- D1 Interrupt In-Service\*—If an Internal Interrupt is pending, this bit is set at the falling edge of the second INTA pulse of an INTA cycle. In non-vectored mode, this bit is set at the falling edge of RD after pointer 2 is specified. This bit is reset when an EOI command is issued and there are no other interrupts in-service at that time.
- D2 Transmit Buffer Empty—This bit is set whenever the transmit buffer is empty except when CRC characters are being sent in a synchronous mode. This bit is reset when the transmit buffer is loaded. This bit is set after an MPSC reset.
- D3 Carrier Detect—This bit contains the state of the CD pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the CD pin causes the CD bit to be latched and causes an External/Status interrupt. This bit indicates current state of the CD pin immediately following a Reset External/Status Interrupt command.

\*This bit is only valid when IPI is active low and is always zero in Channel B.

- D4 Sync/Hunt—In asynchronous modes, the operation of this bit is similar to the CD status bit, except that Sync/Hunt shows the state of the SYNDET input. Any High-to-Low transition on the SYNDET pin sets this bit, and causes an External/Status interrupt (if enabled). The Reset External/Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the SYNDET pin at time of the change. This bit must be read immediately following a Reset External/Status Interrupt command to read the current state of the SYNDET input.

In the External Sync mode, the Sync/Hunt bit operates in a fashion similar to the Asynchronous mode, except the Enter Hunt Mode control bit enables the external sync detection logic. When the External Sync Mode and Enter Hunt Mode bits are set (for example, when the receiver is enabled following a reset), the SYNDET input must be held High by the external logic until external character synchronization is achieved. A High at the SYNDET input holds the Sync/Hunt status in the reset condition.

When external synchronization is achieved,  $\overline{\text{SYNDET}}$  must be driven Low on the second rising edge of  $\overline{\text{RxC}}$  after the rising edge of  $\overline{\text{RxC}}$  on which the last bit of the sync character was received. In other words, after the sync pattern is detected, the external logic must wait for two full Receive Clock cycles to activate the  $\overline{\text{SYNDET}}$  input. Once  $\overline{\text{SYNDET}}$  is forced Low, it is good practice to keep it Low until the CPU informs the external sync logic that synchronization has been lost or a new message is about to start. The High-to-Low transition of the  $\overline{\text{SYNDET}}$  output sets the Sync/Hunt bit, which sets the External/Status interrupt. The CPU must clear the interrupt by issuing the Reset External/Status Interrupt Command.

When the  $\overline{\text{SYNDET}}$  input goes High again, another External/Status interrupt is generated that must also be cleared. The Enter Hunt Mode control bit is set whenever character synchronization is lost or the end of message is detected. In this case, the MPSC again looks for a High-to-Low transition on the  $\overline{\text{SYNDET}}$  input and the operation repeats as explained previously. This implies the CPU should also inform the external logic that character synchronization has been lost and that the MPSC is waiting for  $\overline{\text{SYNDET}}$  to become active.

In the Monosync and Bisync Receive modes, the Sync/Hunt status bit is initially set to 1 by the Enter Hunt Mode bit. The Sync/Hunt bit is reset when the MPSC establishes character synchronization. The High-to-Low transition of the Sync/Hunt bit causes an External/Status interrupt that must be cleared by the CPU issuing the Reset External/Status Interrupt command. This enables the MPSC to detect the next transition of other External/Status bits.

When the CPU detects the end of message or that character synchronization is lost, it sets the Enter Hunt Mode control bit, which sets the Sync/Hunt bit to 1. The Low-to-High transition of the Sync/Hunt bit sets the External/Status Interrupt, which must also be cleared by the Reset External/Status Interrupt Command. Note that the  $\overline{\text{SYNDET}}$  pin acts as an output in this mode, and goes low every time a sync pattern is detected in the data stream.

In the SDLC mode, the Sync/Hunt bit is initially set by the Enter Hunt mode bit, or when the receiver is disabled. In any case, it is reset to 0 when the opening flag of the first frame is detected by the MPSC. The External/Status interrupt is also generated, and should be handled as discussed previously.

Unlike the Monosync and Bisync modes, once the Sync/Hunt bit is reset in the SDLC mode, it does not need to be set when the end of message is detected. The MPSC automatically maintains synchronization. The only way the Sync/Hunt bit can be set again is by the Enter Hunt Mode bit, or by disabling the receiver.

- D5 Clear to Send—this bit contains the inverted state of the  $\overline{\text{CTS}}$  pin at the time of the last change of any of the External/Status bits (CD, CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the  $\overline{\text{CTS}}$  pin causes the CTS bit to be latched and causes an External/Status interrupt. This bit indicates the inverse of the current state of the  $\overline{\text{CTS}}$  pin immediately following a Reset External/Status Interrupt command.
- D6 Transmitter Underrun/End of Message—this bit is in a set condition following a reset (internal or external). The only command that can reset this bit is the Reset Transmit Underrun/EOM Latch command (WR0, D<sub>6</sub> and D<sub>7</sub>). When the Transmit Underrun condition occurs, this bit is set, which causes the External/Status interrupt which must be reset by issuing a Reset External/Status command (WR0; command 2).
- D7 Break/Abort—in the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when break is detected. The interrupt service routine must issue the Reset External/Status Interrupt command (WR0, Command 2) to the break detection logic so the Break sequence termination can be recognized.

**SDLC Residue Code Table (I Field Bits in 2 Previous Bytes)**


RR1 D3, D2, D1	8 bits/char		7 bits/char		6 bits/char		5 bits/char	
	Previous Byte	2nd Prev. Byte	Previous Byte	2nd Prev. Byte	Previous Byte	2nd Prev. Byte	Previous Byte	2nd Prev. Byte
1 0 0	0	3	0	2	0	1	0	5
0 1 0	0	4	0	3	0	2	0	1
1 1 0	0	5	0	4	0	3	0	2
0 0 1	0	6	0	5	0	4	0	3
1 0 1	0	7	0	6	0	5	—	
0 1 1	0	8	0	—	—	—	—	
1 1 1	1	8	—	—	—	—	—	
0 0 0	2	8	1	7	0	6	0	4

The Break/Abort bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the Break sequence also causes the External/Status interrupt to be set. The Reset External/Status Interrupt command must be issued to enable the break detection logic to look for the next Break sequence. A single extraneous null character is present in the receiver after the termination of a break; it should be read and discarded.

In the SDLC Receive mode, this status bit is set by the detection of an Abort sequence (seven or more 1's). The External/Status interrupt is handled the same way as in the case of a Break. The Break/Abort bit is not used in the Synchronous Receive mode.

- D0 All sent—this bit is set when all characters have been sent, in asynchronous modes. It is reset when characters are in the transmitter, in asynchronous modes. In synchronous modes, this bit is always set.
- D3, D2, D1 Residue Codes—bit synchronous protocols allow I-fields that are not an integral number of characters. Since transfers from the MPSC to the CPU are character oriented, the residue codes provide the capability of receiving leftover bits. Residue bits are right justified in the last two data bytes received.
- D4 Parity Error—If parity is enabled, this bit is set for received characters whose parity does not match the programmed sense (Even/Odd). This bit is latched. Once an error occurs, it remains set until the Error Reset command is written.

**Read Register 1 (RR1): (Special Receive Condition Mode)**




**D5** Receive Overrun Error—this bit indicates that the receive FIFO has been overloaded by the receiver. The last character in the FIFO is overwritten and flagged with this error. Once the overwritten character is read, this error condition is latched until reset by the Error Reset command. If the MPSC is in the status affects vector mode, the overrun causes a special Receive Condition Vector.

**D6** CRC/Framing Error—In async modes, a one in this bit indicates a receive fram-

ing error. In synchronous modes, a one in this bit indicates that the calculated CRC value does not match the last two bytes received. It can be reset by issuing an Error Reset command.

**D7** End of Frame—this bit is valid only in SDLC mode. A one indicates that a valid ending flag has been received. This bit is reset either by an Error Reset command or upon reception of the first character of the next frame.

**Read Register 2 (RR2):**



**RR2 Channel B**

D7-D0 Interrupt vector—contains the interrupt vector programmed into WR2. If the status affects vector mode is selected (WR1; D2), it contains the modified vector (See WR2). RR2 contains the modified vector for the highest priority interrupt pending. If no interrupts are pending, the variable bits in the vector are set to one.

**SYSTEM INTERFACE**

**General**

The MPSC to Microprocessor System interface can be configured in many flexible ways. The basic interface types are polled, wait, interrupt driven, or direct memory access driven.

Polled operation is accomplished by repetitively reading the status of the MPSC, and making decisions based on that status. The MPSC can be polled at any time.

Wait operation allows slightly faster data throughput for the MPSC by manipulating the Ready input to the microprocessor. Block Read or Write Operations to the MPSC are started at will by the microprocessor and the MPSC deactivates its RDY signal if it is not yet ready to transmit the new byte, or if reception of new byte is not completed.

Interrupt driven operation is accomplished via an internal or external interrupt controller. When the MPSC requires service, it sends an interrupt request signal to the microprocessor, which responds with an interrupt acknowledge signal. When the internal or external interrupt controller receives the acknowledge, it vectors the microprocessor to a service routine, in which the transaction occurs.

DMA operation is accomplished via an external DMA controller. When the MPSC needs a data transfer, it request a DMA cycle from the DMA controller. The DMA controller then takes control of the bus and simultaneously does a read from the MPSC and a write to memory or vice-versa.


The following section describes the many configurations of these basic types of system interface techniques for both serial channels.

**POLLED OPERATION:**

In the polled mode, the CPU must monitor the desired conditions within the MPSC by reading the appropriate bits in the read registers. All data available, status, and error conditions are represented by the appropriate bits in read registers 0 and 1 for channels A and B.

There are two ways in which the software task of monitoring the status of the MPSC has been reduced. One is the "ORing" of all conditions into the Interrupt Pending bit. (RR0; D1 channel A only). This bit is set when the MPSC requires service, allowing the CPU to monitor one bit instead of four status registers. The other is available when the "status-affects-vector" mode is selected. By reading RR2 Channel B, the CPU can read a vector who's value will indicate that one or more of group of conditions has occurred, narrowing the field of possible conditions. See WR2 and RR2 in the Detailed Command Description section.


**Software Flow, Polled Operation**



RR0; D0 is reset automatically when the data is read.

RR0; D2 is reset automatically when the data is written.

**Hardware Configuration, Polled Operation**



**WAIT OPERATION:**

Wait Operation is intended to facilitate data transmission or reception using block move operations. If a block of data is to be transmitted, for example, the CPU can execute a String I/O instruction to the MPSC. After writing the first byte, the CPU will attempt to write a second byte immediately as is the case of block move. The MPSC forces the RDY signal low which inserts wait states in the CPU's write cycle until the transmit buffer is ready to accept a new byte. At that time, the RDY signal is high allowing the CPU to finish the write cycle. The CPU then attempts the third write and the process is repeated.

Similar operation can be programmed for the receiver. During initialization, wait on transmit (WR1; D5 = 0) or wait on receive (WR1; D5 = 1) can be selected. The wait operation can be enabled/disabled by setting/resetting the Wait Enable Bit (WR1; D7).

**CAUTION:** ANY CONDITION THAT CAN CAUSE THE TRANSMITTER TO STOP (EG, CTS GOES INACTIVE) OR THE RECEIVER TO STOP (EG, RX DATA STOPS) WILL CAUSE THE MPSC TO HANG THE CPU UP IN WAIT STATES UNTIL RESET. EXTREME CARE SHOULD BE TAKEN WHEN USING THIS FEATURE.

**INTERRUPT DRIVEN OPERATION:**

The MPSC can be programmed into several interrupt modes: Non-Vectored, 8085 vectored, and 8088/86 vectored. In both vectored modes, multiple MPSC's can be daisy-chained.

In the vectored mode, the MPSC responds to an interrupt acknowledge sequence by placing a call

instruction (8085 mode) and interrupt vector (8085 and 8088/86 mode) on the data bus.

The MPSC can be programmed to cause an interrupt due to up to 14 conditions in each channel. The status of these interrupt conditions is contained in Read Registers 0 and 1. These 14 conditions are all directed to cause 3 different types of internal interrupt request for each channel: receive/interrupts, transmit interrupts and external/status interrupts (if enabled).

This results in up to 6 internal interrupt request signals. The priority of those signals can be programmed to one of two fixed modes:

Highest Priority      Lowest Priority



RxA	RxB	TxA	TxB	ExTA	ExTB
RxA	TxA	RxB	TxB	ExTA	ExTB

The interrupt priority resolution works differently for vectored and non-vectored modes.

**PRIORITY RESOLUTION: VECTORED MODE**

Any interrupt condition can be accepted internally to the MPSC at any time, unless the MPSC's internal INTA signal is active, unless a higher priority interrupt is currently accepted, or if  $\overline{IP1}$  is inactive (high). The MPSC's internal INTA is set on the leading (falling) edge of the first External  $\overline{INTA}$  pulse and reset on the trailing (rising) edge of the second External  $\overline{INTA}$  pulse. After an interrupt is accepted internally, an External  $\overline{INT}$  request is generated and the  $\overline{IPO}$  goes inactive.  $\overline{IPO}$  and  $\overline{IP1}$  are used for daisy-chaining MPSC's together.

Interrupt Condition Grouping




The MPSC's internal INTA is set on the leading (falling) edge of the first external  $\overline{INTA}$  pulse, and reset on the trailing (rising) edge of the second external  $\overline{INTA}$  pulse. After an interrupt is accepted internally,

an external  $\overline{INT}$  request is generated and  $\overline{IPO}$  goes inactive (high).  $\overline{IPO}$  and  $\overline{IPI}$  are used for daisy-chaining MPSC's together.



In-Service Timing




Each of the six interrupt sources has an associated In-Service latch. After priority has been resolved, the

highest priority In-Service latch is set. After the In-Service latch is set, the INT pin goes inactive (high).

Note:  
If the External INT pin is active and the IPI signal is pulled inactive high, the INT signal will also go inactive. IPI qualifies the External INT Signal.


EOI Command Timing



Lower priority interrupts are not accepted internally while the In-Service latch is set. However, higher priority interrupts are accepted internally and a new external  $\overline{INT}$  request is generated. If the CPU responds with a new INTA sequence, the MPSC will respond as before, suspending the lower priority interrupt.

After the interrupt is serviced, the End-of-Interrupt (EOI) command should be written to the MPSC. This command will cause an internal pulse that is used to reset the In-Service Latch which allows service for lower priority interrupts in the daisy-chain to resume, provided a new INTA sequence does not start for a higher priority interrupt (higher than the highest under service). If there is no interrupt pending internally, the IPO follows IPI.


**Non-Vectored Interrupt Timing**



**PRIORITY RESOLUTION:  
NON-VECTORED MODE**

In non-vectored mode, the MPSC does not respond to interrupt acknowledge sequences. The INTA input (pin 27) must be pulled high for proper operation. The MPSC should be programmed to the Status-Affects-Vector mode, and the CPU should read RR2 (Ch. B) in its service routine to determine which interrupt requires service.

In this case, the internal pointer being set to RR2 provides the same function as the internal INTA signal in the vectored mode. It inhibits acceptance of any additional internal interrupts and its leading edge starts the interrupt priority resolution circuit. The interrupt priority resolution is ended by the leading edge of the read signal used by the CPU to retrieve the modified vector. The leading edge of read sets the In-Service latch and forces the external INT output inactive (high). The internal pointer is reset to zero after the trailing edge of the read pulse.



Note that if RR2 is specified but not read, no internal interrupts, regardless of priority, are accepted.

#### DAISY CHAINING MPSC:

In the vectored interrupt mode, multiple MPSC's can be daisy-chained on the same  $\overline{INT}$ ,  $\overline{INTA}$  signals. These signals, in conjunction with the  $\overline{IPI}$  and  $IPO$  allow a daisy-chain-like interrupt resolution scheme. This scheme can be configured for either 8085 or 8086/88 based system.

In either mode, the same hardware configuration is called for. The  $\overline{INT}$  request lines are wire-OR'ed together at the input of a TTL inverter which drives the  $\overline{INT}$  pin of the CPU. The  $\overline{INTA}$  signal from the CPU drives all of the daisy-chained MPSC's.

The MPSC drives  $\overline{IPO}$  (Interrupt Priority Output) inactive (high) if  $\overline{IPI}$  (Interrupt Priority Input) is inactive (high), or if the MPSC has an interrupt pending.


The  $\overline{IPO}$  of the highest priority MPSC is connected to the  $\overline{IPI}$  of the next highest priority MPSC, and so on.

If  $\overline{IPI}$  is active (low), the MPSC knows that all higher priority MPSC's have no interrupts pending. The  $\overline{IPI}$  pin of the highest priority MPSC is strapped active (low) to ensure that it always has priority over the rest.


MPSC's Daisy-chained on an 8088/86 CPU should be programmed to the 8088/86 Interrupt mode (WR2; D4, D3 (Ch. A). MPSC's Daisy-chained on an 8085 CPU should be programmed to 8085 interrupt mode 1 if it is the highest priority MPSC. In this mode, the highest priority MPSC issues the CALL instruction during the first  $\overline{INTA}$  cycle, and the interrupting MPSC provides the interrupt vector during the following  $\overline{INTA}$  cycles. Lower priority MPSC's should be programmed to 8085 interrupt mode 2.

MPSC's used alone in 8085 systems should be programmed to 8085 mode 1 interrupt operation.

**DMA Acknowledge Circuit**



**DMA Timing**



**DMA OPERATION**

Each MPSC can be programmed to utilize up to four DMA channels: Transmit Channel A, Receive Channel A, Transmit Channel B, Receive Channel B. Each DMA Channel has an associated DMA Request line. Acknowledgement of a DMA cycle is done via normal data read or write cycles. This is accomplished by encoding the  $\overline{\text{DACK}}$  signals to generate  $A_0$ ,  $A_1$ , and  $\overline{\text{CS}}$  signals, and multiplexing them with the normal  $A_0$ ,  $A_1$ , and  $\overline{\text{CS}}$  signals.


**PERMUTATIONS**

Channels A and B can be used with different system interface modes. In all cases it is impossible to poll the MPSC. The following table shows the possible

permutations of interrupt, wait, and DMA modes for channels A and B. Bits  $D_1, D_0$  of WR2 Ch. A determine these permutations.

Permutation WR2 Ch. A $D_1 D_0$	Channel A	Channel B
0 0	Wait Interrupt Polled	Wait Interrupt Polled
0 1	DMA Polled	Interrupt Polled
1 0	DMA Polled	DMA Polled

$D_1, D_0 = 1, 1$  is illegal.



## PROGRAMMING HINTS

This section will describe some useful programming hints which may be useful in program development.

### Asynchronous Operation

At the end of transmission, the CPU must issue "Reset Transmit Interrupt/DMA Pending" command in WR0 to reset the last transmit empty request which was not satisfied. Failing to do so will result in the MPSC locking up in a transmit empty state forever.

### Non-Vectored Mode

In non-vectored mode, the Interrupt Acknowledge pin (INTA) on the MPSC must be tied high through a pull-up resistor. Failing to do so will result in unpredictable response from the 8274.

### HDLC/SDLC Mode

When receiving data in SDLC mode, the CRC bytes must be read by the CPU (or DMA controller) just like any other data field. Failing to do so will result in receiver buffer overflow. Also, the End of Frame Interrupt indicates that the entire frame has been received. At this point, the CRC result (RR1:D6) and residue code (RR1:D3, D2, D1) may be checked.

### Status Register RR2

RR2 contains the vector which gets modified to indicate the source of interrupt (See the section titled MPSC Modes of Operation). However, the state of the vector does not change if no new interrupts are generated. The contents of RR2 are only changed when a new interrupt is generated. In order to get the correct information, RR2 must be read only after an interrupt is generated, otherwise it will indicate the previous state.

### Initialization Sequence

The MPSC initialization routine must issue a channel Reset Command at the beginning. WR4 should be defined before other registers. At the end of the initialization sequence, Reset External/Status and Error Reset commands should be issued to clear any spurious interrupts which may have been caused at power up.

### Transmit Under-run/EOM Latch

In SDLC/HDLC, bisync and monosync mode, the transmit under-run/EOM must be reset to enable the CRC check bytes to be appended to the transmit frame or transmit message. The transmit under-run/EOM latch can be reset only after the first character is loaded into the transmit buffer. When the transmitter under-runs at the end of the frame, CRC check bytes are appended to the frame/message. The transmit under-run/EOM latch can be reset at any time during the transmission after the first character. However, it should be reset *before* the transmitter under-runs otherwise, both bytes of the CRC may not be appended to the frame/message. In the receive mode in bisync operation, the CPU must read the CRC bytes and two more SYNC characters before checking for valid CRC result in RR1.

### Sync Character Load Inhibit

In bisync/monosync mode only, it is possible to prevent loading sync characters into the receive buffers by setting the sync character load inhibit bit (WR3:D1=1). Caution must be exercised in using this option. It may be possible to get a CRC character in the received message which may match the sync character and not get transferred to the receive buffer. However, sync character load inhibit should be enabled during all pre-frame sync characters so the software routine does not have to read them from the MPSC.

In SDLC/HDLC mode, sync character load inhibit bit must be reset to zero for proper operation.

### EOI Command

EOI command can only be issued through channel A irrespective of which channel had generated the interrupt.

### Priority in DMA Mode

There is no priority in DMA mode between the following four signals: TxDRQ(CHA), RxDRQ(CHA), TxDRQ(CHB), RxDRQ(CHB). The priority between these four signals must be resolved by the DMA controller. At any given time, all four DMA channels from the 8274 are capable of going active.

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature  
 Under Bias ..... 0°C to +70°C  
 Storage Temperature  
 (Ceramic Package) ..... -65°C to +150°C  
 (Plastic Package) ..... -40°C to +125°C  
 Voltage On Any Pin With  
 Respect to Ground ..... -0.5V to +7.0V

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC} = +5\text{V} \pm 10\%$ )\*

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$V_{IL}$	Input Low Voltage	-0.5	+0.8	V	
$V_{IH}$	Input High Voltage	+2.0	$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage		+0.45	V	$I_{OL} = 2.0\text{mA}$
$V_{OH}$	Output High Voltage	+2.4		V	$I_{OH} = -200\mu\text{A}$
$I_{IL}$	Input Leakage Current		$\pm 10$	$\mu\text{A}$	$V_{IN} = V_{CC}$ to 0V
$I_{OL}$	Output Leakage Current		$\pm 10$	$\mu\text{A}$	$V_{OUT} = V_{CC}$ to 0V
$I_{CC}$	$V_{CC}$ Supply Current		200	mA	

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ ;  $V_{CC} = \text{GND} = 0\text{V}$ )

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$C_{IN}$	Input Capacitance		10	pF	$f_c = 1\text{MHz}$ ;
$C_{OUT}$	Output Capacitance		15	pF	Unmeasured
$C_{I/O}$	Input/Output Capacitance		20	pF	pins returned to GND




**A.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC} = +5V \pm 10\%$ )<sup>\*</sup>

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$t_{CY}$	CLK Period	250	4000	ns	
$t_{CL}$	CLK Low Time	105	2000	ns	
$t_{CH}$	CLK High Time	105	2000	ns	
$t_r$	CLK Rise Time	0	30	ns	
$t_f$	CLK Fall Time	0	30	ns	
$t_{AR}$	A0, A1 Setup to $\overline{RD}\downarrow$	0		ns	
$t_{AD}$	A0, A1 to Data Output Delay		200	ns	$C_L = 150$ pf
$t_{RA}$	A0, A1 Hold After $\overline{RD}\uparrow$	0		ns	
$t_{RD}$	$\overline{RD}\downarrow$ to Data Output Delay		200	ns	$C_L = 150$ pf
$t_{RR}$	$\overline{RD}$ Pulse Width	250		ns	
$t_{DF}$	Output Float Delay		120	ns	
$t_{AW}$	$\overline{CS}$ , A0, A1 Setup to $\overline{WR}\downarrow$	0		ns	
$t_{WA}$	$\overline{CS}$ , A0, A1 Hold after $\overline{WR}\uparrow$	0		ns	
$t_{WW}$	$\overline{WR}$ Pulse Width	250		ns	
$t_{DW}$	Data Setup to $\overline{WR}\uparrow$	150		ns	
$t_{WD}$	Data Hold After $\overline{WR}\uparrow$	0		ns	
$t_{PI}$	$\overline{IP}\downarrow$ Setup to $\overline{INTA}\downarrow$	0		ns	
$t_{IP}$	$\overline{IP}\downarrow$ Hold after $\overline{INTA}\uparrow$	10		ns	
$t_{II}$	$\overline{INTA}$ Pulse Width	250		ns	
$t_{PIPO}$	$\overline{IP}\downarrow$ to $\overline{IPO}$ Delay		100	ns	
$t_{ID}$	$\overline{INTA}\downarrow$ to Data Output Delay		200	ns	
$t_{CQ}$	$\overline{RD}$ or $\overline{WR}$ to DRQ $\downarrow$		150	ns	
$t_{RV}$	Recovery Time Between Controls	300		ns	
$t_{CW}$	$\overline{CS}$ , A0, A1 to RDY <sub>A</sub> or RDY <sub>B</sub> Delay		140	ns	
$t_{DCY}$	Data Clock Cycle	4.5		tcy	
$t_{DCL}$	Data Clock Low Time	180		ns	
$t_{DCH}$	Data Clock High Time	180		ns	
$t_{TD}$	$\overline{TxC}$ to TxD Delay (x1 Mode)		300	ns	
$t_{DS}$	RxD Setup to $\overline{RxC}\uparrow$	0		ns	
$t_{DH}$	RxD Hold after $\overline{RxC}\uparrow$	140		ns	
$t_{ITD}$	$\overline{TxC}$ to $\overline{INT}$ Delay	4	6	tcy	
$t_{IRD}$	RxC to $\overline{INT}$ Delay	7	10	tcy	
$t_{PL}$	$\overline{CTS}$ , $\overline{CD}$ , SYNDET Low Time	200		ns	
$t_{PH}$	$\overline{CTS}$ , $\overline{CD}$ , SYNDET High Time	200		ns	
$t_{IPD}$	External $\overline{INT}$ from $\overline{CTS}$ , $\overline{CD}$ , SYNDET		500	ns	


Note:

1. For Extended Temperature EXPRESS, use MIL8274 electrical Parameters



**A.C. TESTING INPUT, OUTPUT WAVEFORM**






**A.C. TESTING LOAD CIRCUIT**



**WAVEFORMS**







WAVEFORMS (Continued)



- NOTES:**
1. INTA signal acts as  $\overline{RD}$  signal.
  2. TPI signal acts as  $\overline{CS}$  signal.

WAVEFORMS (Continued)





---

## 82530/82530-6

# SERIAL COMMUNICATIONS CONTROLLER (SCC)

- Two independent full duplex serial channels
- On chip crystal oscillator, Baud-Rate Generator and Digital Phase Locked Loop for each channel
- Programmable for NRZ, NRZI or FM data encoding/decoding
- Diagnostic local loopback and automatic echo for fault detection and isolation
- System Clock Rates:
  - 4 Mhz for 82530
  - 6 Mhz for 82530-6
- Max Bit Rate (6MHz)
  - Externally clocked: 1.5 Mbps
  - Self clocked:
    - 375 Kbps FM CODING
    - 187 Kbps NRZI CODING
- Interfaces easily with any INTEL CPU, DMA or I/O processor
- Asynchronous Modes
  - 5-8 bit character; odd, even or no parity; 1, 1.5 or 2 stop bits
  - Independent transmit and receive clocks. 1X, 16X, 32X or 64X programmable sampling rate
  - Error Detection: Framing, Overrun and Parity
  - Break detection and generation
- Bit synchronous Modes
  - SDLC Loop/Non-Loop Operation
  - CRC-16 or CCITT Generation Detection
  - Abort generation and detection
  - I-field residue handling
  - CCITT X.25 compatible
- Byte synchronous Modes
  - Internal or external character synchronization (1 or 2 characters)
  - Automatic CRC generation and checking (CRC 16 or CCITT)
  - IBM Bisync compatible

The INTEL 82530 Serial Communications Controller (SCC) is a dual-channel, multi-protocol data communications peripheral. It is designed to interface high speed communications lines using Asynchronous, Byte synchronous and Bit synchronous protocols to INTEL's micro-processors based systems. It can be interfaced with Intel's MCS51, iAPX86/88/186 and 188 in polled, interrupt driven or DMA driven modes of operation.

The SCC is a 40 pin device manufactured using INTEL's high-performance HMOS II technology.

---

Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are implied.




Figure 1. 82530 Internal Block Diagram




Figure 2. Pin configuration

The following section describes the pin functions of the SCC. Figure 2 details the pin assignments

**Table 1. Pin Description**

Symbol	Pin No.	Type	Name and Function
DB <sub>0</sub> DB <sub>1</sub> DB <sub>2</sub> DB <sub>3</sub> DB <sub>4</sub> DB <sub>5</sub> DB <sub>6</sub> DB <sub>7</sub>	40 1 39 2 38 3 37 4	I/O I/O I/O I/O I/O I/O I/O I/O	<b>Data Bus:</b> The Data Bus lines are bi-directional three-state lines which interface with the system's Data Bus. These lines carry data and commands to and from the SCC.
INT	5	0	<b>Interrupt Request:</b> The interrupt signal is activated when the SCC requests an interrupt. It is an open drain output.
IEO	6	0	<b>Interrupt Enable Out:</b> IEO is High only if IEI is High and the CPU is not servicing an SCC interrupt or the SCC is not requesting an interrupt (Interrupt Acknowledge cycle only). IEO is connected to the next lower priority device's IEI input and thus inhibits interrupts from lower priority devices.
IEI	7	1	<b>Interrupt Enable In:</b> IEI is used with IEO to form an interrupt daisy chain when there is more than one interrupt-driven device. A High IEI indicates that no other higher priority device has an interrupt under service or is requesting an interrupt.
$\overline{\text{INTA}}$	8	1	<b>Interrupt Acknowledge:</b> This signal indicates an active Interrupt Acknowledge cycle. During this cycle, the SCC interrupt daisy chain settles. When $\overline{\text{RD}}$ becomes active, the SCC places an interrupt vector on the data bus (if IEI is High). $\overline{\text{INTA}}$ is latched by the rising edge of CLK.
V <sub>CC</sub>	9		<b>Power:</b> +5V Power supply
$\overline{\text{RDY}}_A/\overline{\text{REQ}}_A$ $\overline{\text{RDY}}_B/\overline{\text{REQ}}_B$	10 30	0 0	<b>Ready/Request</b> (output, open-drain when programmed for a Ready function, driven High or Low when programmed for a Request function). These dual-purpose outputs may be programmed as Request lines for a DMA controller or as Ready lines to synchronize the CPU to the SCC data rate. The reset state is Ready.
$\overline{\text{SYNC}}_A$ $\overline{\text{SYNC}}_B$	11 29	I/O I/O	<p><b>Synchronization:</b> These pins can act either as inputs, outputs or part of the crystal oscillator circuit. In the Asynchronous Receive mode (crystal oscillator option not selected), these pins are inputs similar to <math>\overline{\text{CTS}}</math> and <math>\overline{\text{CD}}</math>. In this mode, transitions on these lines affect the state of the Synchronous/Hunt status bits in Read Register 0 (Figure 9) but have no other function.</p> <p>In External Synchronization mode with the crystal oscillator not selected, these lines also act as inputs. In this mode, <math>\overline{\text{SYNC}}</math> must be driven LOW two receive clock cycles after the last bit in the synchronous character is received. Character assembly begins on the rising edge of the receive clock immediately preceding the activation of <math>\overline{\text{SYNC}}</math>.</p> <p>In the Internal Synchronization mode (Monosync and Bisync) with the crystal oscillator not selected, these pins act as outputs and are active only during the part of the receive clock cycle in which synchronous characters are recognized. The synchronous condition is not latched, so these outputs are active each time a synchronization pattern is recognized (regardless of characters boundaries). In SDLC mode, these pins act as outputs and are valid on receipt of a flag.</p>

Table 1. Pin Description (Cont.)

Symbol	Pin No.	Type	Name and Function
$\overline{\text{RTxC}}_A$ $\overline{\text{RTxC}}_B$	12 28	I I	<b>Receive/Transmit clocks:</b> These pins can be programmed in several different modes of operation. In each channel, $\overline{\text{RTxC}}$ may supply the receive clock, the transmit clock, the clock for the baud rate generator, or the clock for the Digital Phase Locked Loop. These pins can be programmed for use with the respective $\overline{\text{SYNC}}$ pins as a crystal oscillator. The receive clock may be 1, 16, 32, or 64 times the data rate in Asynchronous modes.
$\text{RxD}_A$ $\text{RxD}_B$	13 27	I I	<b>Receive Data:</b> These lines receive serial data at standard TTL levels.
$\overline{\text{TRxC}}_A$ $\overline{\text{TRxC}}_B$	14 26	I/O I/O	<b>Transmit/Receive clocks:</b> These pins can be programmed in several different modes of operation. $\overline{\text{TRxC}}$ may supply the receive clock or the transmit clock in the input mode or supply the output of the Digital Phase Locked Loop, the crystal oscillator, the baud rate generator, or the transmit clock in the output mode.
$\text{TxD}_A$ $\text{TxD}_B$	15 25	O O	<b>Transmit Data:</b> These output signals transmit serial data at standard TTL levels
$\overline{\text{DTR}}_A$ $\overline{\text{REQ}}_A$ $\overline{\text{DTR}}_B$ $\overline{\text{REQ}}_B$	16 24	O O	<b>Data Terminal Ready/Request:</b> These outputs follow the state programmed into the DTR bit. They can also be used as general purpose outputs or as Request lines for a DMA controller.
$\overline{\text{RTS}}_A$ $\overline{\text{RTS}}_B$	17 23	O O	<b>Request To Send:</b> When the Request to Send (RTS) bit in Write Register 5 is set (figure 10), the $\overline{\text{RTS}}$ signal goes Low. When the RTS bit is reset in the Asynchronous mode and Auto Enable is on, the signal goes High after the transmitter is empty. In Synchronous mode or in Asynchronous mode with Auto Enable off, the $\overline{\text{RTS}}$ pin strictly follows the state of the RTS bit. Both pins can be used as general-purpose outputs.
$\overline{\text{CTS}}_A$ $\overline{\text{CTS}}_B$	18 22	I I	<b>Clear To Send:</b> If these pins are programmed as Auto Enables, a Low on the inputs enables the respective transmitters. If not programmed as Auto Enables, they may be used as general-purpose inputs. Both inputs are Schmitt-trigger buffered to accommodate slow rise-time inputs. The SCC detects pulses on these inputs and can interrupt the CPU on both logic level transitions.
$\overline{\text{CD}}_A$ $\overline{\text{CD}}_B$	19 21	I I	<b>Carrier Detect:</b> These pins function as receiver enables if they are programmed for Auto Enables; otherwise they may be used as general-purpose input pins. Both pins are Schmitt-trigger buffered to accommodate slow rise time signals. The SCC detects pulses on these pins and can interrupt the CPU on both logic level transitions.
CLK	20	I	<b>Clock:</b> This is the system SCC clock used to synchronize internal signals. CLK is a TTL level signal.
GND	31		<b>Ground</b>
$\overline{\text{D/C}}$	32	I	<b>Data/Command Select:</b> This signal defines the type of information transferred to or from the SCC. A High means data is transferred; a Low indicates a command.
$\overline{\text{CS}}$	33	I	<b>Chip Select:</b> This signal selects the SCC for a read or write operation.
$\overline{\text{A/B}}$	34	I	<b>Channel A/Channel B Select:</b> This signal selects the channel in which the read or write operation occurs.
$\overline{\text{WR}}$	35	I	<b>Write:</b> When the SCC is selected this signal indicates a write operation. The coincidence of $\overline{\text{RD}}$ and $\overline{\text{WR}}$ is interpreted as a reset.
$\overline{\text{RD}}$	36	I	<b>Read:</b> This signal indicates a read operation and when the SCC is selected, enables the SCC's bus drivers. During the Interrupt Acknowledge cycle, this signal gates the interrupt vector onto the bus if the SCC is the highest priority device requesting an interrupt.



## GENERAL DESCRIPTION

The INTEL 82530 Serial Communications Controller (SCC) is a dual-channel, multi-protocol data communications peripheral. The SCC functions as a serial-to-parallel, parallel-to-serial converter/controller. The SCC can be software-configured to satisfy a wide range of serial communications applications. The device contains new, sophisticated internal functions including on-chip baud rate generators, digital phase locked loops, various data encoding and decoding schemes, and crystal oscillators that dramatically reduce the need for external logic.

In addition, diagnostic capabilities - automatic echo and local loopback - allow the user to detect and isolate a failure in the network. They greatly improve the reliability and maintainability of the system.

The SCC handles Asynchronous formats, Synchronous byte-oriented protocols such as IBM Bisync, and Synchronous bit-oriented protocols such as HDLC and IBM SDLC. This versatile device supports virtually any serial data transfer application (Terminal, Personal Computer, Peripherals, Industrial Controller, Telecommunication system, etc.).

The 82530 can generate and check CRC codes in any Synchronous mode and can be programmed to check data integrity in various modes. The SCC also has facilities for modem controls in both channels. In applications where these controls are not needed, the modem controls can be used for general-purpose I/O.

The INTEL 82530 is designed to support INTEL's MCS51, iAPX86/88 and iAPX186/188 families.

## ARCHITECTURE

The 82530 internal structure includes two full-duplex channels, two baud rate generators, internal control and interrupt logic, and a bus interface to a non-multiplexed CPU bus. Associated with each channel are a number of read and write registers for mode control and status information, as well as logic necessary to interface to modems or other external devices.

The logic for both channels provides formats, synchronization, and validation for data transferred to and from the channel interface. The modem control inputs are monitored by the control logic under program control. All of the modem control signals are general-purpose in nature and can optionally be used for functions other than modem control.

The register set for each channel includes ten control (write) registers, two synchronous character (write) registers, and four status (read) registers. In addition, each baud rate generator has two (read/write) registers for holding the time constant that determines the baud rate. Finally, associated with the interrupt logic is a write register for the interrupt vector accessible through either channel, a write-only Master Interrupt Control register and three read registers: one containing the vector with status information (Channel B only), one containing the vector without status (A only), and one containing the Interrupt Pending bits (A only).

The registers for each channel are designated as follows:

WR0-WR15 - Write Registers 0 through 15.  
RR0-RR3, RR10, RR12, RR13, RR15 - Read Registers 0 through 3, 10, 12, 13, 15

Table 2 lists the functions assigned to each read or write register. The SCC contains only one WR2 and WR9, but they can be accessed by either channel. All other registers are paired (one for each channel).

## DATA PATH

The transmit and receive data path illustrated in Figure 3 is identical for both channels. The receiver has three 8-bit buffer registers in a FIFO arrangement, in addition to the 8-bit receive shift register. This scheme creates additional time for the CPU to service an interrupt at the beginning of a block of high-speed data. Incoming data is routed through one of several paths (data or CRC) depending on the selected mode (the character length in asynchronous modes also determines the data path).

The transmitter has an 8-bit transmit data buffer register loaded from the internal data bus and a 20-bit transmit shift register that can be loaded either from the sync-character registers or from the transmit data register. Depending on the operational mode, outgoing data is routed through one of four main paths before it is transmitted from the Transmit Data output (TxD).

Table 2. Read and Write Register Functions

READ REGISTER FUNCTIONS		WRITE REGISTER FUNCTIONS	
<b>RR0</b>	Transmit/Receive buffer status and External status	<b>WR0</b>	CRC initialize, initialization commands for the various modes, shift right/shift left command
<b>RR1</b>	Special Receive Condition status	<b>WR1</b>	Transmit/Receive interrupt and data transfer mode definition
<b>RR2</b>	Modified interrupt vector (Channel B only) Unmodified interrupt (Channel A only)	<b>WR2</b>	Interrupt vector (accessed through either channel)
<b>RR3</b>	Interrupt Pending bits (Channel A only)	<b>WR3</b>	Receive parameters and control
<b>RR8</b>	Receive buffer	<b>WR4</b>	Transmit/Receive miscellaneous parameters and modes
<b>RR10</b>	Miscellaneous status	<b>WR5</b>	Transmit parameters and controls
<b>RR12</b>	Lower byte of baud rate generator time constant	<b>WR6</b>	Sync characters or SDLC address field
<b>RR13</b>	Upper byte of baud rate generator time constant	<b>WR7</b>	Sync character or SDLC flag
<b>RR15</b>	External/Status interrupt information	<b>WR8</b>	Transmit buffer
		<b>WR9</b>	Master interrupt control and reset (accessed through either channel)
		<b>WR10</b>	Miscellaneous transmitter/receiver control bits
		<b>WR11</b>	Clock mode control
		<b>WR12</b>	Lower Byte of baud rate generator time constant
		<b>WR13</b>	Upper byte of baud rate generator time constant
		<b>WR14</b>	Miscellaneous control bits
		<b>WR15</b>	External/Status interrupt control




Figure 3 Data Path

**FUNCTIONAL DESCRIPTION**

The functional capabilities of the SCC can be described from two different points of view: as a data communications device, it transmits and receives data in a wide variety of data communications protocols; as a microprocessor peripheral, it interacts with the CPU and provides vectored interrupts and handshaking signals.

**DATA COMMUNICATIONS CAPABILITIES**

The SCC provides two independent full-duplex channels programmable for use in any common asynchronous or synchronous data-communications protocol. Figure 4 and the following description briefly detail these protocols.

**Asynchronous Modes**

Transmission and reception can be accomplished independently on each channel with five to eight bits per character, plus optional even or odd parity. The transmitter can supply one, one-and-a-half or two stop bits per character and can provide a break output at any time. The receiver break-detection logic interrupts the CPU both at the start and at the

end of a received break. Reception is protected from spikes by a transient spike-rejection mechanism that checks the signal one-half a bit time after a Low level is detected on the receive data input (RxD<sub>A</sub> or RxD<sub>B</sub>). If the Low does not persist (as in the case of a transient), the character assembly process does not start.

Framing errors and overrun errors are detected and buffered together with the partial character on which they occur. Vectored interrupts allow fast servicing of error conditions using dedicated routines. Furthermore, a built-in checking process avoids the interpretation of a framing error as a new start bit: a framing error results in the addition of one-half a bit time to the point at which the search for the next start bit begins.

The SCC does not require symmetric transmit and receive clock signals — a feature allowing use of the wide variety of clock sources. The transmitter and receiver can handle data at a rate of 1, 1/16, 1/32, or 1/64 of the clock rate supplied to the receive and transmit clock inputs. In asynchronous modes, the SYNC pin may be programmed as an input used for functions such as monitoring a ring indicator.




Figure 4. SCC Protocols

## Synchronous Modes

The SCC supports both byte-oriented and bit-oriented synchronous communication. Synchronous-byte-oriented protocols can be handled in several modes allowing character synchronization with a 6-bit or 8-bit synchronous character (Monosync), any 12-bit synchronous pattern (Bisync), or with an external synchronous signal. Leading synchronous characters can be removed without interrupting the CPU.

Five- or 7-bit synchronous characters are detected with 8- or 16-bit patterns in the SCC by overlapping the larger pattern across multiple incoming synchronous characters as shown in Figure 5.

CRC checking for Synchronous byte-oriented mode is delayed by one character time so that the CPU may disable CRC checking on specific characters. This permits the implementation of protocols such as IBM Bisync.

Both CRC-16 ( $X^{16} + X^{15} + X^2 + 1$ ) and CCITT ( $X^{16} + X^{12} + X^5 + 1$ ) error checking polynomials are supported. Either polynomial may be selected in all synchronous modes. Users may preset the CRC generator and checker to all 1s or all 0s. The SCC also provides a feature that automatically transmits CRC data when no other data is available for transmission.

This allows for high-speed transmissions under DMA control, with no need for CPU intervention at the end of a message. When there is no data or CRC to send in synchronous modes, the transmitter inserts 6-, 8-, or 16-bit synchronous characters, regardless of the programmed character length.

The SCC supports synchronous bit-oriented protocols, such as SDLC and HDLC, by performing automatic flag sending, zero insertion, and CRC generation. A special command can be used to abort a frame in transmission. At the end of a message, the SCC automatically transmits the CRC and trailing flag when the transmitter underruns. The transmitter may also be programmed to send an idle line consisting of continuous flag characters or a steady marking condition.

If a transmit underrun occurs in the middle of a message, an external status interrupt warns the CPU of this status change so that an abort may be issued. The SCC may also be programmed to send an abort itself in case of an underrun, relieving the CPU of this task. One to eight bits per character can be sent allowing reception of a message with no prior information about the character structure in the information field of a frame.

The receiver automatically acquires synchronization on the leading flag of a frame in SDLC or HDLC and provides a synchronization signal on the SYNC pin (an interrupt can also be programmed). The receiver can be programmed to search for frames addressed by a single byte (or four bits within a byte) of a user-selected address or to a global broadcast address. In this mode, frames not matching either the user-selected or broadcast address are ignored. The number of address bytes can be extended under software control. For receiving data, an interrupt on the first received character, or an interrupt on every character, or on special condition only (end-of-frame) can be selected. The receiver automatically deletes all 0s inserted by the transmitter during character assembly. CRC is also calculated and is automatically checked to validate frame transmission. At the end of transmission, the status of a received frame is available in the status registers. In SDLC mode, the SCC must be programmed to use the SDLC CRC polynomial, but the generator and checker may be preset to all 1s or all 0s. The CRC is inverted before transmission and the receiver checks against the bit pattern 0001110100001111.

NRZ, NRZI or FM coding may be used in any 1X mode. The parity options available in asynchronous modes are available in synchronous modes.

The SCC can be conveniently used under DMA control to provide high-speed reception or transmission. In reception, for example, the SCC can interrupt the CPU when the first character of a message is received. The CPU then enables the DMA to transfer the message to memory. The SCC then issues an end-of-frame interrupt and the CPU can




Figure 5. Detecting 5- or 7- Bit Synchronous Characters

check the status of the received message. Thus, the CPU is freed for other service while the message is being received. The CPU may also enable the DMA first and have the SCC interrupt only on end-of-frame. This procedure allows all data to be transferred via DMA.

## SDLC LOOP MODE

The SCC supports SDLC Loop mode in addition to normal SDLC. In an SDLC Loop, there is a primary controller station that manages the message traffic flow and any number of secondary stations. In SDLC Loop mode, the SCC performs the functions of a secondary station while an SCC operating in regular SDLC mode can act as a controller (Figure 6).




Figure 6. An SDLC Loop

A secondary station in an SDLC Loop is always listening to the messages being sent around the loop, and in fact must pass these messages to the rest of the loop by retransmitting them with a one-bit-time delay. The secondary station can place its own message on the loop only at specific times. The controller signals that secondary stations may transmit messages by sending a special character, called an EOP (End of Poll), around the loop. The EOP character is the bit pattern 1111110. Because of zero insertion during messages, this bit pattern is unique and easily recognized.

When a secondary station has a message to transmit and recognizes an EOP on the line, it changes the last binary one of the EOP to a zero before transmission. This has the effect of turning the EOP into a flag sequence. The secondary station now places its message on the loop and terminates the message with an EOP. Any secondary stations

further down the loop with messages to transmit can then append their messages to the message of the first secondary station by the same process. Any secondary stations without messages to send merely echo the incoming messages and are prohibited from placing messages on the loop (except upon recognizing an EOP).

SDLC Loop mode is a programmable option in the SCC. NRZ, NRZI, and FM coding may all be used in SDLC Loop mode.

## BAUD RATE GENERATOR

Each channel in the SCC contains a programmable Baud rate generator. Each generator consists of two 8-bit time constant registers that form a 16-bit time constant, a 16-bit down counter, and a flip-flop on the output producing a square wave. On startup, the flip-flop on the output is set in a High state, the value in the time constant register is loaded into the counter, and the counter starts counting down. The output of the baud rate generator toggles upon reaching zero, the value in the time constant register is loaded into the counter, and the process is repeated. The time constant may be changed at any time, but the new value does not take effect until the next load of the counter.

The output of the baud rate generator may be used as either the transmit clock, the receive clock, or both. It can also drive the digital phase-locked loop (see next section).

If the receive clock or transmit clock is not programmed to come from the TRxC pin, the output of the baud rate generator may be echoed out via the TRx pin.

The following formula relates the time constant to the baud rate. (The baud rate is in bits/second and the BR clock period is in seconds.)

$$\text{baud rate} = \frac{1}{2(\text{time constant} + 2) \times (\text{BR clock period})}$$

**Time Constant Values  
for Standard Baud Rates at BR Clock = 3.9936MHz**

Rate (Baud)	Time Constant (decimal notation)	Error
19200	102	—
9600	206	—
7200	275	0.12%
4800	414	—
3600	553	0.06%
2400	830	—
2000	996	0.04%
1800	1107	0.03%
1200	1662	—
600	3326	—
300	6654	—
150	13310	—
134.5	14844	0.0007%
110	18151	0.0015%
75	26622	—
50	39934	—

## DIGITAL PHASE LOCKED LOOP

The SCC contains a digital phase locked-loop (DPLL) to recover clock information from a datastream with NRZI or FM encoding. The DPLL is driven by a clock that is nominally 32 (NRZI) or 16 (FM) times the data rate. The DPLL uses this clock, along with the datastream, to construct a clock for the data. This clock may then be used as the SCC receive clock, the transmit clock, or both.

For NRZI coding, the DPLL counts the 32X clock to create nominal bit times. As the 32X clock is counted, the DPLL is searching the incoming datastream for edges (either 1/0 or 0/1). Whenever an edge is detected, the DPLL makes a count adjustment (during the next counting cycle), producing a terminal count closer to the center of the bit cell.

For FM encoding, the DPLL still counts from 1 to 31, but with a cycle corresponding to two bit times. When the DPLL is locked, the clock edges in the datastream should occur between counts 15 and 16 and between counts 31 and 0. The DPLL looks for edges only during a time centered on the 15/16 counting transition.

The 32X clock for the DPLL can be programmed to come from either the  $\overline{RTxC}$  input or the output of the baud rate generator. The DPLL output may be programmed to be echoed out of the SCC via the  $\overline{TRxC}$  pin (if this pin is not being used as an input).

## DATA ENCODING

The SCC may be programmed to encode and decode the serial data in four different ways (Figure 7). In NRZ encoding, a 1 is represented by a High level and a 0 is represented by a Low level. In NRZI

encoding, as 1 is represented by no change in level and a 0 is represented by a change in level. In FM<sub>1</sub> (more properly, bi-phase mark) a transition occurs at the beginning of every bit cell. A 1 is represented by an additional transition at the center of the bit cell and a 0 is represented by no additional transition at the center of the bit cell. In FM<sub>0</sub> (bi-phase space), a transition occurs at the beginning of every bit cell. A 0 is represented by an additional transition at the center of the bit cell, and a 1 is represented by no additional transition at the center of the bit cell. In addition to these four methods, the SCC can be used to decode Manchester (bi-phase level) data by using the DPLL in the FM mode and programming the receiver for NRZ data. Manchester encoding always produces a transition at the center of the bit cell. If the transition is 0/1 the bit is a 0. If the transition is 1/0 the bit is a 1.

## AUTO ECHO AND LOCAL LOOPBACK

The SCC is capable of automatically echoing everything it receives. This feature is useful mainly in asynchronous modes, but works in synchronous and SDLC modes as well. In Auto Echo mode TxD is RxD. Auto Echo mode can be used with NRZI or FM encoding with no additional delay, because the datastream is not decoded before retransmission. In Auto Echo mode, the CTS input is ignored as a transmitter enable (although transitions on this input can still cause interrupts if programmed to do so). In this mode, the transmitter is actually bypassed and the programmer is responsible for disabling transmitter interrupts and  $\overline{READY/REQUEST}$  on transmit.

The SCC is also capable of local loopback. In this mode, TxD is RxD just as in Auto Echo mode. However, in Local Loopback mode, the internal transmit data is tied to the internal receive data and RxD is ignored (except to be echoed out via TxD).  $\overline{CTS}$  and  $\overline{CD}$  inputs are also ignored as transmit and receive enables. However, transitions on these inputs can still cause interrupts. Local Loopback works in asynchronous, synchronous and SDLC modes with NRZ, NRZI or FM coding of the data stream.

## SERIAL BIT RATE

To run the 82530 (4Mhz) at 1Mbps the receive and transmit clocks must be externally generated and synchronized to the system clock. If the serial clocks ( $\overline{RTxC}$  and  $\overline{TRxC}$ ) and the system clock (CLK) are asynchronous, the maximum bit rate is 880 Kbps. For self-clocked operation, i.e. using the on chip DPLL, the maximum bit rate is 125 Kbps if NRZI coding is used and 250 Kbps if FM coding is used.




Figure 7. Data Encoding Methods

Mode	System clock	System clock/ Serial clock	Serial bit rate	Conditions
Serial clocks generated externally	4Mhz	4	1 Mbps	Serial clocks synchronized with system clock. Refer to parameter #3 and #10 in general timings.
	6 Mhz	4	1.5 Mbps	
	4 Mhz	4.5	880 Kbps	
	6 Mhz	4.5	1.3 Mbps	
Self-clocked operation				Serial clocks and system clock asynchronous. Serial clocks and system clock asynchronous
NRZI	4 Mhz	32	125 Kbps	
	6 Mhz	32	187 Kbps	
FM	4 Mhz	16	250 Kbps	
	6 Mhz	16	375 kbps	



**I/O INTERFACE CAPABILITIES**

The SCC offers the choice of Polling, Interrupt (vector or nonvector) and Block Transfer modes to transfer data, status, and control information to and from the CPU. The Block Transfer mode can be implemented under CPU or DMA control.

**POLLING**

All interrupts are disabled. Three status registers in the SCC are automatically updated whenever any function is performed. For example, end-of-frame in SDLC mode sets a bit in one of these status registers. The idea behind polling is for the CPU to periodically read a status register until the register contents indicate the need for data to be transferred. Only one register needs to be read; depending on its contents, the CPU either writes data, reads data, or continues. Two bits in the register indicate the need for data transfer. An alternative is a poll of the Interrupt Pending register to determine the source of an interrupt. The status for both channels resides in one register.

**INTERRUPTS**

When a SCC responds to an Interrupt Acknowledge signal ( $\overline{INTA}$ ) from the CPU, an interrupt vector may be placed on the data bus. This vector is written in WR2 and may be read in RR2A or RR2B (Figures 9 and 10).

To speed interrupt response time, the SCC can modify three bits in this vector to indicate status. If the vector is read in Channel A, status is never included; if it is read in Channel B, status is always included.

Each of the six sources of interrupts in the SCC (Transmit, Receive and External/Status interrupts in both channels) has three bits associated with the interrupt source: Interrupt Pending (IP), Interrupt Under Service (IUS), and Interrupt Enable (IE). Operation of the IE bit is straightforward. If the IE bit is set for a given interrupt source, then that source can request interrupts. The exception is when the MIE (Master Interrupt Enable) bit in WR9 is reset and no interrupts may be requested. The IE bits are write-only.

The other two bits are related to the interrupt priority chain (Figure 8). As a peripheral, the SCC may request an interrupt only when no higher-priority device is requesting one, e.g., when IEI is High. If the device in question requests an interrupt, it pulls down  $\overline{INT}$ . The CPU then responds with  $\overline{INTA}$ , and the interrupting device places the vector on the data bus.

In the SCC, the IP bit signals a need for interrupt servicing. When an IP bit is 1 and the IEI input is High, the  $\overline{INT}$  output is pulled Low, requesting an interrupt. In the SCC, if the IE bit is not set by enabling interrupts, then the IP for that source can never be set. The IP bits are readable in RR3A.

The IUS bits signal that an interrupt request is being serviced. If an IUS is set, all interrupt sources of lower priority in the SCC and external to the SCC are prevented from requesting interrupts. The internal interrupt sources are inhibited by the state of the internal daisy chain, while lower priority devices are inhibited by the IEO output of the SCC being pulled




Figure 8. Daisy Chaining SCC's

Low and propagated to subsequent peripherals. An IUS bit is set during an Interrupt Acknowledge cycle if there are no higher priority devices requesting interrupts.

There are three types of interrupts: Transmit, Receive and External/Status interrupts. Each interrupt type is enabled under program control with Channel A having higher priority than Channel B, and with Receiver, Transmit and External/Status interrupts prioritized in that order within each channel. When the Transmit interrupt is enabled, the CPU is interrupted when the transmit buffer becomes empty. (This implies that the transmitter must have had a data character written into it so that it can become empty.) When enabled, the receiver can interrupt the CPU in one of three ways:

- Interrupt on First Receive Character or Special Receive condition.
- Interrupt on all Receive Characters or Special Receive condition.
- Interrupt on Special Receive condition only.

Interrupt on First Character or Special Condition and Interrupt on Special Condition Only are typically used with the Block Transfer mode. A Special Receive Condition is one of the following: receiver overrun, framing error in Asynchronous mode, End-of-Frame in SDLC mode and, optionally, a parity error. The Special Receive Condition interrupt is different from an ordinary receive character available interrupt only in the status placed in the vector during the Interrupt-Acknowledge cycle. In Interrupt on First Receive Character, an interrupt can occur from Special Receive conditions any time after the first receive character interrupt.

The main function of the External/Status interrupt is to monitor the signal transitions of the CTS, CD, and SYNC pins; however, an External/Status interrupt is also caused by a Transmit Underrun condition, or a zero count in the baud rate generator, or by the detection of a Break (asynchronous mode), Abort (SDLC mode) or EOP (SDLC Loop mode) sequence in the data stream. The interrupt caused by the Abort or EOP has a special feature allowing the SCC to interrupt when the Abort or EOP sequence is detected or terminated. This feature facilitates the proper termination of the current message, correct initialization of the next message, and the accurate timing of the Abort condition in external logic in SDLC mode. In SDLC Loop mode this feature allows secondary stations to recognize the wishes of the primary station to regain control of the loop during a poll sequence.

## CPU/DMA BLOCK TRANSFER

The SCC provides a Block Transfer mode to accommodate CPU block transfer functions and DMA controllers. The Block Transfer mode uses the READY/REQUEST output in conjunction with the READY/REQUEST bits in WR1. The READY/REQUEST output can be defined under software control as a READY line in the CPU Block Transfer mode (WR1; D6=0) or as a request line in the DMA Block Transfer mode (WR1; D6=1). To a DMA controller, the SCC REQUEST output indicates that the SCC is ready to transfer data to or from memory. To the CPU, the READY line indicates that the SCC is not ready to transfer data, thereby requesting that the CPU extend the I/O cycle. The DTR/REQUEST line allows full-duplex operation under DMA control.

## PROGRAMMING

Each channel has fifteen Write registers that are individually programmed from the system bus to configure the functional personality of each channel. Each channel also has eight Read registers from which the system can read Status, Baud rate, or Interrupt information.

Only the four data registers (Read, Write for channels A and B) are directly selected by a High on the D/C input and the appropriate levels on the RD, WR and A/B pins. All other registers are addressed indirectly by the content of Write Register 0 in conjunction with a Low on the D/C input and the appropriate levels on the RD, WR and A/B pins. If bit 4 in WW0 is 1 and bits 5 and 6 are 0 then bits 0, 1, 2 address the higher registers 8 through 15. If bits 4, 5, 6 contain a different code, bits 0, 1, 2 address the lower registers 0 through 7 as shown on Table 3.

Writing to or reading from any register except RR0, WR0 and the Data Registers thus involves two operations:

First write the appropriate code into WR0, then follow this by a write or read operation on the register thus specified. Bits 0 through 4 in WW0 are automatically cleared after this operation, so that WW0 then points to WR0 or RR0 again.

Channel A/Channel B selection is made by the A/B input (High = A, Low = B)

The system program first issues a series of commands to initialize the basic mode of operation. This is followed by other commands to qualify condi-

TABLE 3. REGISTER ADDRESSING

D/C "Point High" Code in WR0		D2	D1	D0	Write Register	Read Register
		in WR0				
High	Either Way	X	X	X	Data	Data
Low	Not True	0	0	0	0	0
Low	Not True	0	0	1	1	1
Low	Not True	0	1	0	2	2
Low	Not True	0	1	1	3	3
Low	Not True	1	0	0	4	(0)
Low	Not True	1	0	1	5	(1)
Low	Not True	1	1	0	6	(2)
Low	Not True	1	1	1	7	(3)
Low	True	0	0	0	Data	Data
Low	True	0	0	1	9	-
Low	True	0	1	0	10	10
Low	True	0	1	1	11	(15)
Low	True	1	0	0	12	12
Low	True	1	0	1	13	13
Low	True	1	1	0	14	(10)
Low	True	1	1	1	15	15

tions within the selected mode. For example, the asynchronous mode, character length, clock rate, number of stop bits, even or odd parity might be set first. Then the interrupt mode would be set, and finally, receiver or transmitter enable.

**READ REGISTERS**

The SCC contains eight read registers (actually nine, counting the receive buffer (RR8) in each channel). Four of these may be read to obtain status information (RR0, RR1, RR10, and RR15). Two registers (RR12 and RR13) may be read to earn the baud rate generator time constant. RR2 contains either the unmodified interrupt vector (Channel A) or the vector modified by status information (Channel B). RR3 contains the Interrupt Pending (IP) bits (Channel A). Figure 9 shows the formats for each read register.

The status bits of RR0 and RR1 are carefully grouped to simplify status monitoring: e.g. when the interrupt vector indicates a Special Receive Condition interrupt, all the appropriate error bits can be read from a single register (RR1).

**WRITE REGISTERS**

The SCC contains 15 write registers (16 counting WR8, the transmit buffer) in each channel. These write registers are programmed separately to configure the functional "personality" of the channels. In addition, there are two registers (WR2 and WR9) shared by the two channels that may be accessed through either of them. WR2 contains the interrupt vector for both channels, while WR9 contains the interrupt control bits. Figure 10 shows the format of each write register.




Figure 9. Read Register Bit Functions




Figure 10. Write Register Bit Functions




Figure 10. Write Register Bit Functions (Cont.)

**82530 TIMING**

The SCC generates internal control signals from  $\overline{WR}$  and  $\overline{RD}$  that are related to CLK. Since CLK has no phase relationship with  $\overline{WR}$  and  $\overline{RD}$ , the circuitry generating these internal control signals must provide time for metastable conditions to disappear. This gives rise to a recovery time related to CLK. The recovery time applies only between bus transactions involving the SCC. The recovery time required for proper operation is specified from the rising edge of  $\overline{WR}$  or  $\overline{RD}$  in the first transaction involving the SCC to the falling edge of  $\overline{WR}$  or  $\overline{RD}$  in the second transaction involving the SCC. This time must be at least 6 CLK cycles plus 200ns.

**Read Cycle Timing**

Figure 11 illustrates Read cycle timing. Addresses on  $A/\overline{B}$  and  $D/\overline{C}$  and the status on  $\overline{INTA}$  must remain stable throughout the cycle. If  $\overline{CS}$  falls after  $\overline{RD}$  falls or if it rises before  $\overline{RD}$  rises, the effective  $\overline{RD}$  is shortened.

**Write Cycle Timing**

Figure 12 illustrates Write cycle timing. Addresses on  $A/\overline{B}$  and  $D/\overline{C}$  and the status on  $\overline{INTA}$  must remain stable throughout the cycle. If  $\overline{CS}$  falls after  $\overline{WR}$  falls or if it rises before  $\overline{WR}$  rises, the effective  $\overline{WR}$  is shortened.

**Interrupt Acknowledge Cycle Timing**

Figure 13 illustrates Interrupt Acknowledge cycle timing. Between the time  $\overline{INTA}$  goes Low and the falling edge of  $\overline{RD}$ , the internal and external IEI/IEO daisy chains settle. If there is an interrupt pending in the SCC and IEI is High when  $\overline{RD}$  falls, the Acknowledge cycle is intended for the SCC. In this case, the SCC may be programmed to respond to  $\overline{RD}$  Low by placing its interrupt vector on  $D_0-D_7$  and it then sets the appropriate Interrupt-Under-Service internally.




Figure 11. Read Cycle Timing




Figure 12. Write Cycle Timing




Figure 13. Interrupt Acknowledge Cycle Timing



**ABSOLUTE MAXIMUM RATINGS\***

Case Temperature	
Under Bias	0°C to +70°C
Storage Temperature	
(Ceramic Package)	-65°C to +150°C
(Plastic Package)	-40°C to +125°C
Voltage On Any Pin With	
Respect to Ground	-0.5V to +7.0V

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS** ( $T_c=0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC}=+5V\pm 10\%$ )

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$V_{IL}$	Input Low Voltage	-0.3	+0.8	V	
$V_{IH}$	Input High Voltage	+2.4	$V_{CC} + 0.3$	V	
$V_{OL}$	Output Low Voltage		+0.40	V	$I_{OL} = 2.0\text{mA}$
$V_{OH}$	Output High Voltage	+2.4		V	$I_{OH} = -250\ \mu\text{A}$
$I_{IL}$	Input Leakage Current		$\pm 10$	$\mu\text{A}$	0.4 to 2.4V
$I_{OL}$	Output Leakage Current		$\pm 10$	$\mu\text{A}$	0.4 to 2.4V
$I_{CC}$	$V_{CC}$ Supply Current		250	mA	

**CAPACITANCE** ( $T_c=25^\circ$ ;  $V_{CC}=\text{GND}=0\text{V}$ )

Symbol	Parameter	Min.	Max.	Units	Test Conditions
$C_{IN}$	Input Capacitance		10	pF	$f_c = 1\ \text{MHz}$ ;
$C_{OUT}$	Output Capacitance		15	pF	Unmeasured pins returned to GND
$C_{I/O}$	Input/Output Capacitance		20	pF	

**A.C CHARACTERISTICS** ( $T_c=0^\circ\text{C}$  to  $70^\circ\text{C}$ ;  $V_{CC}=+5V \pm 10\%$ )

**READ AND WRITE TIMING**


Number	Symbol	Parameter	82530 (4MHz)		82530-6 (6 MHz)		Units
			Min	Max	Min	Max	
1	tCL	CLK Low Time	105	2000	70	1000	ns
2	tCH	CLK High Time	105	2000	70	1000	ns
3	tf	CLK Fall Time		20		10	ns
4	tr	CLK Rise Time		20		15	ns
5	tCY	CLK Cycle Time	250	4000	165	2000	ns
6	tAW	Address to $\overline{\text{WR}}\dagger$ Setup Time	80		0		ns
7	tWA	Address to $\overline{\text{WR}}\dagger$ Hold Time	0		0		ns
8	tAR	Address to $\overline{\text{RD}}\dagger$ Setup Time	80		0		ns
9	tRA	Address to $\overline{\text{RD}}\dagger$ Hold Time	0		0		ns
10	tIC	$\overline{\text{INTA}}$ to $\overline{\text{CLK}}\dagger$ Setup Time	5		5		ns
11	tIW	$\overline{\text{INTA}}$ to $\overline{\text{WR}}\dagger$ Setup Time (Note 1)	200		200		ns
12	tWI	$\overline{\text{INTA}}$ to $\overline{\text{WR}}\dagger$ Hold Time	0		0		ns
13	tIR	$\overline{\text{INTA}}$ to $\overline{\text{RD}}\dagger$ Setup Time (Note 1)	200		55		ns
14	tRI	$\overline{\text{INTA}}$ to $\overline{\text{RD}}\dagger$ Hold Time	0		0		ns
15	tCI	$\overline{\text{INTA}}$ to $\overline{\text{CLK}}\dagger$ Hold Time	100		100		ns
16	tCLW	$\overline{\text{CS}}$ Low to $\overline{\text{WR}}\dagger$ Setup Time	0		0		ns
17	tWCS	$\overline{\text{CS}}$ to $\overline{\text{WR}}\dagger$ Hold Time	0		0		ns
18	tCHW	$\overline{\text{CS}}$ High to $\overline{\text{WR}}\dagger$ Setup Time	100		70		ns
19	tCLR	$\overline{\text{CS}}$ Low to $\overline{\text{RD}}\dagger$ Setup Time (Note 1)	0		0		ns
20	tRCS	$\overline{\text{CS}}$ to $\overline{\text{RD}}\dagger$ Hold Time (Note 1)	0		0		ns
21	tCHR	$\overline{\text{CS}}$ High to $\overline{\text{RD}}\dagger$ Setup Time (Note 1)	100		5		ns
22	tRR	$\overline{\text{RD}}$ Low Time (Note 1)	390		250		ns
24	tRDI	$\overline{\text{RD}}\dagger$ to Data Not Valid Delay	0		0		ns
25	tRDV	$\overline{\text{RD}}\dagger$ to Data Valid Delay		250		180	ns
26	tDF	$\overline{\text{RD}}\dagger$ to Output Float Delay (Note 2)		70		45	ns

**NOTES:**


- Parameter does not apply to Interrupt Acknowledge transactions.
- Float delay is defined as the time required for a +0.5V change in the output with a maximum D.C load and minimum A.C load.

\*Timings are preliminary and subject to change.


**A.C. TESTING INPUT, OUTPUT WAVEFORM**



**A.C. TESTING LOAD CIRCUIT**



**OPEN DRAIN TEST LOAD**






Figure 14. Read and Write Timing

**INTERRUPT ACKNOWLEDGE TIMING, RESET TIMING, CYCLE TIMING**

Number	Symbol	Parameter	82530 (4MHz)		82530-6 (6 MHz)		Units
			Min	Max	Min	Max	
27	tAD	Address Required Valid to Read Data Valid Delay		590		325	ns
28	TWW	$\overline{WR}$ Low Time	390		60		ns
29	tDW	Data to $\overline{WR}_i$ Setup Time	0		0		ns
30	tWD	Data to $\overline{WR}_i$ Hold Time	0		0		ns
31	tWRV	$\overline{WR}_i$ to Ready Valid Delay (Note 4)		240		200	ns
32	tRRV	$\overline{RD}_i$ to Ready Valid Delay (Note 4)		240		200	ns
33	tWRI	$\overline{WR}_i$ to $\overline{READY}/\overline{REQ}$ Not Valid Delay		240		200	ns
34	tRRI	$\overline{RD}_i$ to $\overline{READY}/\overline{REQ}$ Not Valid Delay		240		200	ns
35	tDWR	$\overline{WR}_i$ to $\overline{DTR}/\overline{REQ}$ Not Valid Delay		5 tCY + 300		5 tCY + 250	ns
36	tDRD	$\overline{RD}_i$ to $\overline{DTR}/\overline{REQ}$ Not Valid Delay		5 tCY + 300		5 tCY + 250	ns
37	tIID	$\overline{INTA}$ to $\overline{RD}_i$ (Acknowledge) Delay (Note 5)		250		250	ns
38	tII	$\overline{RD}$ (Acknowledge) Low Time	285		125		ns
39	tIDV	$\overline{RD}_i$ (Acknowledge) to Read Data Valid Delay		190		100	ns
40	tEI	IEI to $\overline{RD}_i$ (Acknowledge) Setup Time	120		100		ns
41	tIE	IEI to $\overline{RD}_i$ (Acknowledge) Hold Time	0		0		ns
42	tEIEO	IEI to IEO Delay Time		120		100	ns
43	tCEQ	CLK $_i$ to IEO Delay		250		250	ns
44	tRII	$\overline{RD}_i$ to $\overline{INT}$ Inactive Delay (Note 4)		500		500	ns
45	tRW	$\overline{RD}_i$ to $\overline{WR}_i$ Delay for No Reset	30		15		ns
46	tWR	$\overline{WR}_i$ to $\overline{RD}_i$ Delay for No Reset	30		30		ns
47	tRES	$\overline{WR}$ and $\overline{RD}$ Coincident Low for Reset	250		250		ns
48	tREC	Valid Access Recovery Time (Note 3)	6 tCY + 200		6 tCY + 130		ns

**NOTES:**

3. Parameter applies only between transactions involving the SCC.
4. Open-drain output, measured with open-drain test load.
5. Parameter is system dependent. For any SCC in the daisy chain, tIID must be greater than the sum of tCEQ for the highest priority device in the daisy chain, tEI for the SCC and tEIEO for each device separating them in the daisy chain.

\*Timings are preliminary and subject to change.




Figure 15. Interrupt Acknowledge Timing




Figure 16. Reset Timing




Figure 17. Cycle Timing

**GENERAL TIMING**

Number	Symbol	Parameter	82530 (4MHz)		82530-6 (6 MHz)		Units
			Min	Max	Min	Max	
1	tRCC	$\overline{\text{RxC}}\downarrow$ to CLK $\uparrow$ Setup Time (Notes 1,4)	100		100		ns
2	tRRC	RxD to $\overline{\text{RxC}}\downarrow$ Setup Time (X1 Mode) (Note 1)	0		0		ns
3	tRCR	RxD to $\overline{\text{RxC}}\downarrow$ Hold Time (X1 Mode) (Note 1)	150		150		ns
4	tDRC	RxD to $\overline{\text{RxC}}\downarrow$ Setup Time (X1 Mode) (Notes 1,5)	0		0		ns
5	tRCD	RxD to $\overline{\text{RxC}}\downarrow$ Hold Time (X1 Mode) (Notes 1,5)	150		150		ns
6	tSRC	$\overline{\text{SYNC}}$ to $\overline{\text{RxC}}\downarrow$ Setup Time (Note 1)	-200		-200		ns
7	tRCS	$\overline{\text{SYNC}}$ to $\overline{\text{RxC}}\downarrow$ Hold Time (Note 1)	3 tCY + 200		3 tCY + 200		ns
8	tTCC	$\overline{\text{TxC}}\downarrow$ to CLK $\uparrow$ Setup Time (Notes 2,4)	100		100		ns
9	tTCT	$\overline{\text{TxC}}\downarrow$ to Tx $\overline{\text{D}}$ Delay (X1 Mode) (Note 2)		300		300	ns
10	tTCD	$\overline{\text{TxC}}\downarrow$ to Tx $\overline{\text{D}}$ Delay (X1 Mode) (Notes 2,5)		300		300	ns
11	tTDT	TxD to $\overline{\text{TRxC}}\downarrow$ Delay (Send Clock Echo)		200		200	ns
12	tDCH	$\overline{\text{RTxC}}$ High Time	180		180		ns
13	tDCL	$\overline{\text{RTxC}}$ Low Time	180		180		ns
14	tDCY	$\overline{\text{RTxC}}$ Cycle Time (NOTE 6)	4TCY		4TCY		ns
15	tCLCL	Crystal Oscillator Period (Note 3)	250	1000	250	1000	ns
16	tRCH	$\overline{\text{TRxC}}$ High Time	180		80		ns
17	tRCL	$\overline{\text{TRxC}}$ Low Time	180		180		ns
18	tRCY	$\overline{\text{TRxC}}$ Cycle Time (NOTE 6)	4TCY		4TCY		ns
19	tCC	$\overline{\text{CD}}$ or $\overline{\text{CTS}}$ Pulse Width	200		200		ns
20	tSS	$\overline{\text{SYNC}}$ Pulse Width	200		200		ns

**NOTES:**

1.  $\overline{\text{RxC}}$  is  $\overline{\text{RTxC}}$  or  $\overline{\text{TRxC}}$ , whichever is supplying the receive clock.
2.  $\overline{\text{TxC}}$  is  $\overline{\text{TRxC}}$  or  $\overline{\text{RTxC}}$ , whichever is supplying the transmit clock.
3. Both  $\overline{\text{RTxC}}$  and  $\overline{\text{SYNC}}$  have 30pF capacitors to ground connected to them.
4. Parameter applies only if the data rate is one-fourth the system clock (CLK) rate. In all other cases, no phase relationship between  $\overline{\text{RxC}}$  and CLK or  $\overline{\text{TxC}}$  and CLK is required.
5. Parameter applies only to FM encoding/decoding.
6. Only applies to transmitted receivers. For DPLL and BAND RATE Generator timings Requirements are identical to CHIP PC1K Requirements.

\*Timings are preliminary and subject to change.




Figure 18. General Timing



**Using The 8251 Universal  
Synchronous/Asynchronous  
Receiver/ Transmitter**

Lionel Smith  
Microcomputer Applications

---

# **Using the 8251 Universal Synchronous/ Asynchronous Receiver/Transmitter**

## **Contents**

### **INTRODUCTION**

### **COMMUNICATION FORMATS**

### **BLOCK DIAGRAM**

- Receiver
- Transmitter
- Modem Control
- I/O Control

### **INTERFACE SIGNALS**

- CPU-Related Signals
- Device-Related Signals

### **MODE SELECTION**

### **PROCESSOR DATA LINK**

### **CONCLUSION**

### **APPENDIX A**

- 8251 Design Hints

# APPLICATIONS

## INTRODUCTION

The Intel 8251 is a Universal Synchronous/Asynchronous Receiver/Transmitter (USART) which is capable of operating with a wide variety of serial communication formats. Since many peripheral devices are available with serial interfaces, the 8251 can be used to interface a microcomputer to a broad spectrum of peripherals, as well as to a serial communications channel. The 8251 is part of the MCS-80™ Microprocessor Family, and as such it is capable of interfacing to the 8080 system with a minimum of external hardware.

This application note describes the 8251 as a component and then explains its use in sample applications via several examples. A specific use of the 8251 to facilitate communication between two MCS-80 systems is discussed in detail from both the hardware and software viewpoints. The first two sections of this application note describe the 8251 first from a functional standpoint and then on a detailed level. The function of each input and output pin is fully defined. The next section describes the various operating modes and how they can be selected, and finally, a sample design is discussed using the 8251 as a data link between the MCS-80 systems.

## COMMUNICATION FORMATS

Serial communications, either on a data link or with a local peripheral, occurs in one of two basic formats; asynchronous or synchronous. These formats are similar in that they both require framing information to be added to the data to enable proper detection of the character at the receiving end. The major difference between the two formats is that the asynchronous format requires framing information to be added to each character, while the synchronous format adds framing information to blocks of data, or messages. Since the synchronous format is more efficient than the asynchronous format but requires more complex decoding, it is typically found on high-speed data links, while the asynchronous format is used on lower speed lines.

The asynchronous format starts with the basic data bits to be transmitted and adds a "START" bit to the front of them and one or more "STOP" bits behind them as they are transmitted. The START bit is a logical zero, or SPACE, and is defined as the positive voltage level by RS-232-C. The STOP bit is a logical one, or MARK, and is defined as the negative voltage level by RS-232-C. In current loop applications current flow normally indicates a MARK and lack of current a SPACE. The START bit tells the receiver to start assembling a character and allows the receiver to synchronize itself with the transmitter. Since this synchronization only

has to last for the duration of the character (the next character will contain a new START bit), this method works quite well assuming a properly designed receiver. One or more STOP bits are added to the end of the character to ensure that the START bit of the next character will cause a transition on the communication line and to give the receiver time to "catch up" with the transmitter if its basic clock happens to be running slightly slower than that of the transmitter. If, on the other hand, the receiver clock happens to be running slightly faster than the transmitter clock, the receiver will perceive gaps between characters but will still correctly decode the data. Because of this tolerance to minor frequency deviations, it is not necessary that the transmitter and receiver clocks be locked to the identical frequency for successful asynchronous communication.

The synchronous format, instead of adding bits to each character, groups characters into records and adds framing characters to the record. The framing characters are generally known as SYN characters and are used by the receiver to determine where the character boundaries are in a string of bits. Since synchronization must be held over a fairly long stream of data, bit synchronization is normally either extracted from the communication channel by the modem or supplied from an external source.

An example of the synchronous and asynchronous formats is shown in Figure 1. The synchronous format shown is fairly typical in that it requires two SYN characters at the start of the message. The asynchronous format, also typical, requires a START bit preceding each character and a single STOP bit following it. In both cases, two 8-bit characters are to be transmitted. In the asynchronous mode  $10 \times n$  bits are used to transmit  $n$  characters and in the synchronous mode  $8N + 16$  bits are used. For the example shown the asynchronous mode is actually more efficient, using 20 bits versus 32. To transmit a thousand characters in the asynchronous mode, however, takes 10,000 bits versus 8,016 for the synchronous format mode. For long messages the synchronous format becomes much more efficient than the asynchronous format; the crossover point for the examples shown in Figure 1 is eight characters, for which both formats require 80 bits.

In addition to the differences in format between synchronous and asynchronous communication, there are differences with regards to the type of modems that can be used. Asynchronous modems typically employ FSK (Frequency Shift Keying) techniques which simply generate one audio tone for a MARK and another for a SPACE. The receiving modem detects these tones on the telephone

## APPLICATIONS




Figure 1. Transmission Formats

line, converts them to logical signals, and presents them to the receiving terminal. Since the modem itself is not concerned with the transmission speed, it can handle baud rates from zero to its maximum speed. Synchronous modems, in contrast to asynchronous modems, supply timing information to the terminal and require data to be presented to them in synchronism with this timing information. Synchronous modems, because of this extra clocking, are only capable of operating at certain preset baud rates. The receiving modem, which has an oscillator running at the same frequency as the transmitting modem, phase locks its clock to that of the transmitter and interprets changes of phase as data.

In some cases it is desirable to operate in a hybrid mode which involves transmitting data with the asynchronous format using a synchronous modem. This occurs when an increase in operating speed is required without a change in the basic protocol of the system. This hybrid technique is known as isosynchronous and involves the generation of the start and stop bits associated with the asynchronous format, while still using the modem clock for bit synchronization.

The 8251 USART has been designed to meet a broad spectrum of requirements in the synchronous, asynchronous, and isosynchronous modes. In the synchronous mode the 8251 operates with 5, 6, 7, or 8-bit characters. Even or odd parity can be optionally appended and checked. Synchronization can be achieved either externally via added hardware or internally via SYN character detection. SYN detection can be based on one or two characters which may or may not be the same. The single or double SYN characters are inserted into the data stream automatically if the software fails to supply data in time. The automatic generation of SYN characters is required to prevent the loss of synchronization. In the asynchronous mode the 8251 operates with the same data and parity structures as it does in the synchronous mode. In addition to appending a START bit to this data, the

8251 appends 1, 1½, or 2 STOP bits. Proper framing is checked by the receiver and a status flag set if an error occurs. In the asynchronous mode the USART can be programmed to accept clock rates of 16 or 64 times the required baud rate. Isosynchronous operation is a special case of asynchronous with the multiplier rate programmed as one instead of 16 or 64. Note that X1 operation is only valid if the clocks of the receiver and transmitter are synchronized.

The 8251 USART can transmit the three formats in half or full duplex mode and is double-buffered internally (i.e., the software has a complete character time to respond to a service request). Although the 8251 supports basic data set control signals (e.g., DTR and RTS), it does not fully support the signaling described in EIA-RS-232-C. Examples of unsupported signals are Carrier Detect (CF), Ring Indicator (CE), and the secondary channel signals. In some cases an additional port will be required to implement these signals. The 8251 also does not interface to the voltage levels required by EIA-RS-232-C; drivers and receivers must be added to accomplish this interface.

### BLOCK DIAGRAM

A block diagram of the 8251 is shown in Figure 2. As can be seen in the figure, the 8251 consists of five major sections which communicate with each other on an internal data bus. The five sections are the receiver, transmitter, modem control, read/write control, and I/O Buffer. In order to facilitate discussion, the I/O Buffer has been shown broken down into its three major subsections: the status buffer, the transmit data/command buffer, and the receive data buffer.

### Receiver

The receiver accepts serial data on the RxD pin and converts it to parallel data according to the appropriate format. When the 8251 is in the asynchronous mode and it is ready to accept a character

## APPLICATIONS




Figure 2. 8251 Block Diagram

(i.e., it is not in the process of receiving a character), it looks for a low level on the RxD line. When it sees the low level, it assumes that it is a START bit and enables an internal counter. At a count equivalent to one-half of a bit time, the RxD line is sampled again. If the line is still low, a valid START bit has probably been received and the 8251 proceeds to assemble the character. If the RxD line is high when it is sampled, then either a noise pulse has occurred on the line or the receiver has become enabled in the middle of the transmission of a character. In either case the receiver aborts its operation and prepares itself to accept a new character. After the successful reception of a START bit the 8251 clocks in the data, parity, and STOP bits, and then transfers the data on the internal data bus to the receive data register. When operating with less than 8 bits, the characters are right-justified. The RxRDY signal is asserted to indicate that a character is available.

In the synchronous mode the receiver simply clocks in the specified number of data bits and transfers them to the receiver buffer register, setting RxRDY. Since the receiver blindly groups data bits into characters, there must be a means of synchronizing the receiver to the transmitter so that the proper character boundaries are maintained in the serial data stream. This synchronization is achieved in the HUNT mode.

In the HUNT mode the 8251 shifts in data on the

RxD line one bit at a time. After each bit is received, the receiver register is compared to a register holding the SYN character (program loaded). If the two registers are not equal, the 8251 shifts in another bit and repeats the comparison. When the registers compare as equal, the 8251 ends the HUNT mode and raises the SYNDET line to indicate that it has achieved synchronization. If the USART has been programmed to operate with two SYN characters the process is as described above, except that two contiguous characters from the line must compare to the two stored SYN characters before synchronization is declared. Parity is not checked. If the USART has been programmed to accept external synchronization, the SYNDET pin is used as an input to synchronize the receiver. The timing necessary to do this is discussed in the SIGNALS section of this note. The USART enters the HUNT mode when it is initialized into the synchronous mode or when it is commanded to do so by the command instruction. Before the receiver is operated, it must be enabled by the RxE bit ( $D_2$ ) of the command instructions. If this bit is not set the receiver will not assert the RxRDY bit.

### Transmitter

The transmitter accepts parallel data from the processor, adds the appropriate framing information, serializes it, and transmits it on the TxD pin. In the asynchronous mode the transmitter always

## APPLICATIONS

adds a START bit; depending on how the unit is programmed, it also adds an optional even or odd parity bit, and either 1, 1½, or 2 STOP bits. In the synchronous mode no extra bits (other than parity, if enable) are generated by the transmitter unless the computer fails to send a character to the USART. If the USART is ready to transmit a character and a new character has not been supplied by the computer, the USART will transmit a SYN character. This is necessary since synchronous communications, unlike asynchronous communications, does not allow gaps between characters. If the USART is operating in the dual SYN mode, both SYN characters will be transmitted before the message can be resumed. The USART will not generate SYN characters until the software has supplied at least one character; i.e., the USART will fill 'holes' in the transmission but will not initiate transmission itself. The SYN characters which are to be transmitted by the USART are specified by the software during the initialization procedure. In either the synchronous or asynchronous modes, transmission is inhibited until TxEnable and the  $\overline{\text{CTS}}$  input are asserted.

An additional feature of the transmitter is the ability to transmit a BREAK. A BREAK is a period of continuous SPACE on the communication line and is used in full duplex communication to interrupt the transmitting terminal. The 8251 USART will transmit a BREAK condition as long as bit 3 (SBRK) of the command register is set.

### Modem Control

The modem control section provides for the generation of  $\overline{\text{RTS}}$  and the reception of  $\overline{\text{CTS}}$ . In addition, a general purpose output and a general purpose input are provided. The output is labeled DTR and the input is labeled DSR. DTR can be asserted by setting bit 2 of the command instruction; DSR can be sensed as bit 7 of the status register. Although the USART itself attaches no special significance to these signals, DTR (Data Terminal Ready) is normally assigned to the modem, indicating that the terminal is ready to communicate and DSR (Data Set Ready) is a signal from the modem indicating that it is ready for communications.

### I/O Control

The Read/Write Control Logic decodes control signals on the 8080 control bus into signals which gate data on and off the USART's internal bus and controls the external I/O bus (DB<sub>0</sub>-DB<sub>7</sub>). The truth table for these operations is as follows:

If neither  $\overline{\text{READ}}$  or  $\overline{\text{WRITE}}$  is a zero, then the USART will not perform an I/O function.  $\overline{\text{READ}}$

CE	C/D	$\overline{\text{READ}}$	$\overline{\text{WRITE}}$	Function
0	0	0	1	CPU Reads Data from USART
0	1	0	1	CPU Reads Status from USART
0	0	1	0	CPU Writes Data to USART
0	1	1	0	CPU Writes Command to USART
1	X	X	X	USART Bus Floating (NO-OP)


and  $\overline{\text{WRITE}}$  being a zero at the same time is an illegal state with undefined results. The Read/Write Control Logic contains synchronization circuits so that the  $\overline{\text{READ}}$  and  $\overline{\text{WRITE}}$  pulses can occur at any time with respect to the clock inputs to the USART.

The I/O buffer contains the STATUS buffer, the RECEIVE DATA buffer and the XMIT DATA/CMD buffer as shown in Figure 2. Note that although there are two registers which store data for transfer to the CPU (STATUS and RECEIVE DATA), there is only one register which stores data being transferred to the USART. The sharing of the input register for both transmit data and commands makes it important to ensure that the USART does not have data stored in this register before sending a command to the device. The TxRDY signal can be monitored to accomplish this. Neither data nor commands should be transferred to the USART if TxRDY is low. Failure to perform this check can result in erroneous data being transmitted.

### INTERFACE SIGNALS

The interface signals of the 8251 USART can be broken down into two groups — a CPU-related group and a device-related group. The CPU-related signals have been designed to optimize the attachment of the 8251 to a MCS-80™ system. The device-related signals are intended to interface a modem or like device. Since many peripherals (TTY, CRT, etc.) can be obtained with a modem-like interface, the USART has a broad range of applications which do not include a modem. Note that although the USART provides a logical interface to an EIA-RS-232 device, it does not provide EIA compatible drive, and this must be added via circuitry external to the 8251. As an example of a peripheral interface application and to aid in understanding the signal descriptions which follow, Figure 3 shows a system configured to interface with a TTY or CRT.

# APPLICATIONS



CONNECT APPROPRIATE JUMPER PAIRS FOR APPROPRIATE USE:  
 BAND PAIR TABLE

CRT	TTY	TTL	BAND PAIR	BAND RATE
18 10 17	18 10 17	18 10 17	25 26	4800
19 10 9	11 10 10	13 10 12	32	2400
14 10 13	14 10 13	7 10 3	33	1500
15 10 12	15 10 12	17 10 22	34	900
6 10 8	7 10 8		35	300
27 10 28	15 10 16		36	150
27 20 1	27 20 1		37	IS CONNECTED

Figure 3. Terminal Interface

## APPLICATIONS

### CPU-Related Signals

<p>V<sub>CC</sub> (26)</p> <p>GND (4)</p> <p>CLK (20)</p>	<p>I</p> <p>I</p> <p>I</p>	<p>+5 Volt Supply</p> <p>+5 Volt Common</p> <p>The CLK input generates internal device timing. No external inputs or outputs are referenced to CLK, but the frequency of CLK must be greater than 30 times the Receiver or Transmitter clock inputs for synchronous mode or 4.5 times the clock inputs for an asynchronous mode. An additional constraint is imposed by the electrical specifications (ref. Appendix B) which require the period of CLK be between 0.42 <math>\mu</math>sec and 1.35 <math>\mu</math>sec. The CLK input can generally be connected to the Phase 2 (TTL) output of the 8224 clock generator.</p>	<p><math>\overline{\text{WR}}</math> (10)</p>	<p>I</p>	<p>A low on this input causes the USART to accept data on the data bus as either a command or as a data character.</p>
<p>RESET (21)</p>	<p>I</p>	<p>A high on this input performs a master reset on the 8251. The device returns to the idle mode and will remain there until reinitialized with the appropriate control words.</p>	<p>TxDY (15)</p>	<p>O</p>	<p><i>Transmitter Ready.</i> This output signals the CPU that the USART is ready to accept a data character or command. It can be used as an interrupt to the system or, for polled operation, the CPU can check TxRDY using the status read operation. Note, however, that while the TxRDY status bit will be asserted whenever the XMIT DATA/CMD buffer is empty, the TxRDY output will be asserted only if the buffer is empty and the USART is enabled to transmit (i.e., <math>\overline{\text{CTS}}</math> is low and TxEN is high). TxRDY will be reset when the USART receives a character from the program.</p>
<p>DB<sub>7</sub>-DB<sub>0</sub> (8,7,6,5,2,1, 28,27)</p>	<p>I/O</p>	<p>The DB signals form a three-state bus which can be connected to the CPU data bus. Control, status, and data are transferred on this bus. Note that the CPU always remains in control of the bus and all transfers are initiated by it.</p>	<p>TxE (18)</p>	<p>O</p>	<p><i>Transmitter Empty.</i> A high output on this line indicates that the parallel to serial converter in the transmitter is empty. In the synchronous mode, if the CPU has failed to load a new character in time, TxE will go high momentarily as SYN characters are loaded into the transmitter to fill the gap in transmission.</p>
<p><math>\overline{\text{CS}}</math> (11)</p>	<p>I</p>	<p><i>Chip Select.</i> A low on this input enables communication between the USART and the CPU. Chip Select should go low when the USART is being addressed by the CPU.</p>	<p>RxRDY (14)</p>	<p>O</p>	<p><i>Transmitter Ready.</i> This output goes high to indicate that the 8251 has received a character on its serial input and is ready to transfer it to the CPU. Although the receiver runs continuously, RxRDY will only be asserted if the RxE (Receive Enable) bit in the command register has been set. RxRDY can be connected to the interrupt structure or, for polled operation, the CPU can check the condition of RxRDY using a status read operation. RxRDY will be reset when the character is read by the CPU.</p>
<p><math>\overline{\text{C/D}}</math> (12)</p>	<p>I</p>	<p><i>Control/Data.</i> During a read operation this pin selects either status or data to be input to the CPU (high=status, low=data). During a write operation this pin causes the USART to interpret the data on the bus as a command if it is high or as data if it is low.</p>			
<p><math>\overline{\text{RD}}</math> (13)</p>	<p>I</p>	<p>A low on this input causes the USART to gate either</p>			



## APPLICATIONS

**SYNDET (16) I/O** *Synch Detect.* This line is used in the synchronous mode only. It can be either an input or output, depending on whether the initialization program sets the USART for external or internal synchronization. SYNDET is reset to a zero by RESET. When in the internal synchronization mode, the USART uses SYNDET as an output to indicate that the device has detected the required SYN character(s). A high output indicates synchronization has been achieved. If the USART is programmed to operate with double SYN characters, SYNDET will go high in the middle of the last bit of the second SYN character. SYNDET will be reset by a status read operation. When in the external synchronization mode a positive-going input on the SYNDET line will cause the 8251 to start assembling characters on the next falling edge of  $\overline{RxC}$ . The high input should be maintained at least for one RxC cycle following this edge.

### Device-Related Signals

**$\overline{DTR}$  (24) O** *Data Terminal Ready.* This is a general purpose output signal which can be set low by programming a '1' in command instruction bit 1. This signal allows additional device control.

**$\overline{DSR}$  (22) I** *Data Set Ready.* This is a general purpose input signal. The status of this signal can be tested by the CPU through a status read. This pin can be used to test device status and is read as bit 7 of the status register.

**$\overline{RTS}$  (23) O** *Request to Send.* This is a general purpose output signal equivalent to  $\overline{DTR}$ . RTS is normally used to request that the modem prepare itself to transmit (i.e., establish carrier). RTS can be asserted

(brought low) by setting bit 5 in the command instruction.

**$\overline{CTS}$  (17) I** *Clear to Send.* A low on this input enables the USART to transmit data. CTS is normally generated by the modem in response to a RTS.

**$\overline{RxC}$  (25) I** *Receiver Clock.* This clock controls the data rate of characters to be received by the USART. In the synchronous mode RxC is equivalent to the baud rate, and is supplied by the modem. In asynchronous mode  $\overline{RxC}$  is 1, 16, or 64 times the baud rate. The clock division is preselected by the mode control instruction. Data is sampled by the USART on the rising edge of  $\overline{RxC}$ .

**RxD (3) I** *Receiver Data.* Characters are received serially on this pin and assembled into parallel characters. RxD is high true (i.e., High = MARK or ONE).

**$\overline{TxC}$  (9) I** *Transmitter Clock.* This clock controls the rate at which characters are transmitted by the USART. The relationship between clock rate and baud rate is the same as for RxC. Data is shifted out of the USART on the falling edge of TxC.

**TxD (19) O** *Transmit Data.* Parallel characters sent by the CPU are transmitted serially by the USART on this line. TxD is high true (i.e., High = MARK or ONE).

### MODE SELECTION

The 8251 USART is capable of operating in a number of modes (e.g., synchronous or asynchronous). In order to keep the hardware as flexible as possible (both at the chip and end product level), these operating modes are selected via a series of control outputs to the USART. These mode control outputs must occur between the time the USART is reset and the time it is utilized for data transfer. Since the USART needs this information to structure its internal logic it is essential to complete the initialization before any attempts are made at data transfer (including reading status).

A flowchart of the initialization process appears in Figure 4. The first operation which must occur following a reset is the loading of the mode control

# APPLICATIONS




Figure 4. Initialization Flowchart

register. The mode control register is loaded by the first control output ( $C/\bar{D}=1$ ,  $R\bar{D}=1$ ,  $\overline{WR}=0$ ,  $\overline{CS}=0$ ) following a reset. The format of the mode control instruction is shown in Figure 5. The instruction can be considered as four 2-bit fields. The first 2-bit field ( $D_1 D_0$ ) determines whether the USART is to operate in the synchronous (00) or asynchronous mode. In the asynchronous mode this field also controls the clock scaling factor. As an example, if  $D_1$  and  $D_0$  are both ones, the  $\overline{RxC}$  and  $\overline{TxC}$  will be divided by 64 to establish the baud rate. The second field,  $D_3-D_2$ , determines the number of data bits in the character and the third,  $D_5-D_4$ , controls parity generation. Note that the parity bit (if enabled) is added to the data bits and is not considered as part of them when setting up the character length. As an example, standard ASCII transmission, which is seven data bits plus even parity, would be specified as:

X X 1 1 1 0 X X




Figure 5. Mode Instruction Format

The last field,  $D_7-D_6$ , has two meanings, depending on whether operation is to be in the synchronous or asynchronous mode. For the asynchronous mode (i.e.,  $D_1 D_0 \neq 00$ ), it controls the number of STOP bits to be transmitted with the character. Since the receiver will always operate with only one STOP bit,  $D_7$  and  $D_6$  only control the transmitter. In the synchronous mode ( $D_1 D_0 = 00$ ), this field controls the synchronizing process. Note that the choice of single or double SYN characters is independent of the choice of internal or external synchronization. This is because even though the receiver may operate with external synchronization logic, the transmitter must still know whether to send one or two SYN characters should the CPU fail to supply a character in time.

Following the loading of the mode instruction the appropriate SYN character (or characters) must be loaded if synchronous mode has been specified. The SYN character(s) are loaded by the same control output instruction used to load the mode instruction. The USART determines from the mode instruction whether no, one, or two SYN characters are required and uses the control output to load SYN characters until the required number are loaded.

At completion of the load of SYN characters (or after the mode instruction in the asynchronous mode), a command character is issued to the USART. The command instruction controls the operation of the USART within the basic framework established by the mode instruction. The format of the command instruction is shown in

# APPLICATIONS

Figure 6. Note that if, as an example, the USART is waiting for a SYN character load and instead is issued an internal reset command, it will accept the command as a SYN character instead of resetting. This situation, which should only occur if two independent programs control the USART, can be avoided by outputting three all zero characters as commands before issuing the internal reset command. The USART indicates its state in a status register which can be read under program control. The format of the status register read is shown in Figure 7.

When operating the receiver it is important to realize that RxE (bit 2 of the command instruction) only inhibits the assertion of RxRDY; it does not inhibit the actual reception of characters. Because the receiver is constantly running, it is possible for it to contain extraneous data when it is enabled. To avoid problems this data should be read from the USART and discarded. The read should be done immediately following the setting of Receive Enable in the asynchronous mode, and following the setting of Enter Hunt in the synchronous mode. It is not necessary to wait for RxRDY before executing the dummy read.




Figure 6. Command Instruction Format




Figure 7. Status Register Format

## APPLICATIONS

### PROCESSOR DATA LINK

The ability to change the operating mode of the USART by software makes the 8251 an ideal device to use to implement a serial communication link. A terminal initially configured with a simple asynchronous protocol can be upgraded to a synchronous protocol such as IBM Binary Synchronous Communication by a software only upgrade. In order to demonstrate the use of the 8251 USART, the remainder of this document will describe the implementation of an interrupt-driven, full duplex communication link on the Intel MDST<sup>TM</sup> system. With minor modifications, the program developed could be used on the Intel SBC-80/10<sup>TM</sup> OEM card, thus implementing a data link between the two systems. Such a facility can be used to down-load programs, run diagnostics, and maintain common data bases in multiprocessor systems.

The factors which must be considered in the design of such a link include the desired transmission rate and format, the error checking requirements, the desirability of full duplex operation, and the physical implementation of the link. The basic requirement of the system described here is that it allow an Intel SBC-80/10 OEM card to be loaded from an MDS development system, either locally or on the switched telephone network. An additional constraint is that the modem used on the switched network be readily available and inexpensive. These requirements led to the choice of a modem such as the Bell 103A to implement the link. These modems, which support full duplex communication at up to 300 baud, are readily available from a number of sources at reasonable cost. These modems are also available in acoustically coupled versions which do not require permanent installation on the telephone network. Interface to the 103A modem is accomplished with nine wires: Protective Ground, Signal Ground, Transmitted Data, Received Data, Clear to Send, Data Set Ready, Data Terminal Ready, Carrier Detector, and Ringing Indicator.

The utilization of the interface signals to the modem is as follows:

Protective Ground	Protective Ground is used to bond the chassis ground of the modem to that of the terminal.
Signal Ground	Signal Ground provides a common ground reference between the modem and the terminal.
Transmitted Data	Transmitted Data is used to transfer serial data from the terminal to the modem.

Received Data	Received Data is used to transfer serial data from the modem to the terminal.
Clear to Send	Clear to Send indicates that the modem has established a connection with a remote modem and is ready to transmit data.
Data Set Ready	Data Set Ready indicates that the modem is connected to the telephone line and is in the data mode.
Data Terminal Ready	Data Terminal Ready is a signal from the terminal which permits the modem to enter the data mode.
Carrier Detector	Carrier Detector is identical to Clear to Send in the 103 modem and will not be used in this interface.
Ringing Indicator	Ringing Indicator indicates that the modem is receiving a ringing signal from the telephone system. This signal will not be used in the interface, since it is possible for the terminal to assert Data Terminal Ready whenever it is ready for the modem to "answer the telephone". The modem uses Data Set Ready to indicate that it has answered the call.

A block diagram showing the connections between the MDS and the SBC-80/10 through the modems is shown in Figure 8. Figure 9 shows the portion of the MDS monitor board devoted to the USARTs and Figure 10 shows the equivalent section of the SBC-80/10 board. Note that several signals on the MDS do not have the proper EIA defined voltage levels, and for this reason the adapter shown in Figure 11 was added to the MDS. The 390 pF capacitor was added to the 1488 driver to bring the rise time within EIA imposed limits of 30 volts/ $\mu$ sec. In Figure 7 the signal labels within the MDS and SBC-80/10 blocks correspond to the labels on the schematics, the signal labels within the modem blocks correspond to EIA conventions, and the signal labels on the wires between the blocks are abbreviations for the English language names of the signals.

As an example of how the USART clocks can be generated, circuits A27, A16, and A15 of Figure 9 form a divider of the OSC signal. The OSC signal has a frequency of 18.432 MHz and is generated by the 8224 which generates system timing for the 8080A. The 18.432 MHz signal results in a state time of 488 ns versus the normal 500 ns for the 8080A. (This does not violate 8080A specifications.) The 18.432 MHz signal can be divided by

## APPLICATIONS




Figure 8. System Block Diagram




Figure 9. EIA Adapter

30 and then 64 to give a 9600 baud communication standard. The 9600 baud signal can be further divided to give 4800, 2400, 1200, 600, and 300 baud signals. The 1200 baud signal can be divided by 11 to give a 109.1 baud signal which is within 1% of the 110 baud standard signal rate. Note that because of constraints on the CLK input 9600 baud operation is not possible in the X64 mode. The divide by 64 can be accomplished by dividing by 4 with a counter and then 16 within the USART.

In order to keep the system as general purpose as possible, it was decided to transmit 8-bit data characters with an appended odd parity bit. Having a full 8-bit byte available for data enables the transmission of codes such as ASCII (which is 7-level with an additional parity bit) to be transmitted and received transparently in the system. Also, of course, it allows 8-bit bytes from the 8080A memory to be transferred in one transmission character. If error checking beyond the parity check is required, it could be added to the data record to be transmitted in the form of redundant check characters.

Before the software design of the system could be undertaken, it was necessary to decide whether service requests from the USART would be handled on a polled or interrupt driven mode. Polled operation normally results in more compact code but it requires that whatever programs are running concurrently with a transmission or reception must periodically either check the status of the USART or call a routine that does. Since it was not possible to determine what program might be running during a receive or transmit operation, it was decided to operate in an interrupt driven mode.

The program which operates the 8251 must be instructed as to what data it should transmit or receive from some other program resident in the 8080 system. To facilitate the discussion of the operation of the software, the following definitions will be made:

USRUN is the program which controls the operation of the 8251.

USER is a program which utilizes USRUN in order to effect a data transmission.

USER passes commands and parameters to USRUN by means of the control block shown in Figure 12. The first byte of the block contains the command which USER wants USRUN to execute. Valid contents of this byte are "C" which causes USRUN to initialize itself and the 8251, "R" which causes the execution of the data input (or READ) operation, and "W" which causes a data output (WRITE) operation. The second byte of the control block is used by USRUN to inform USER of the status of the requested operation. The third and fourth bytes specify the starting address of a buffer set up by USER which contains the data for a transmit operation or which will be used by USRUN to store received data. The fifth and sixth bytes are concatenated to form a positive binary





Figure 10. SBC 80/10 Serial I/O

**JUMPER CONFIGURATIONS**  
 FOR (3) 9600 X 16 Hz  
 CRT (4) 1200 X 16 Hz  
 USART (5) 110 X 16 Hz



**APPLICATIONS**

Figure 11. MDS Monitor Module

## APPLICATIONS

number which specifies how many bytes of data USER wants transferred. The seventh and eighth bytes are concatenated and used by USRUN to count the number of bytes that have been transferred. When the required number of characters have been transferred, or if USRUN terminates a READ or WRITE due to an abnormal condition, then USRUN calls a subroutine at an address defined by the ninth and tenth bytes of the command block. This subroutine, which is provided by USER, must determine the state of the process and then take appropriate action.

Since USRUN must be capable of operation in a full duplex mode (i.e., be able to receive and transmit simultaneously), it keeps the address of two control blocks; one for a READ operation and one for a WRITE. The address of the controlling command block is kept in RAM locations labeled RCBA for the READ operation and TCBA for the WRITE operation. If RCBA (Receive Control Block Address) or TCBA (Transmit Control Block Address) is zero, it indicates that the corresponding operation is in an idle status.

Flowcharts of USRUN appear in Figure 13 and the listings appear in Figure 14. The first section of the flowcharts (Figures 13.1 and 13.2) consists of two subroutines which are used as convenient tools for operating on the control blocks. These routines are labeled LOADA and CLEAN. LOADA is entered with the address of a control block in registers H and L. Upon return registers D and E have been set equal to the address in the buffer which is the target of the next data transfer (i.e.,  $D,E = \text{BAD} + \text{CCT}$ ); and CCT (transferred byte count) has then been incremented. In addition, the B register is set to zero if the number of bytes that have been transferred is equal to the number requested (i.e.,  $\text{CCT} = \text{RCT}$ ). CLEAN, the second routine, is also entered with the address of a command block in the H and L registers. In addition, the Accumulator holds the status which will be placed in the STATUS byte of the command block. On exit the STATUS byte has been updated and the address of the completion routine has been placed in H and L.

Upon interrupt, control of the MCS-80 system is transferred to VECTOR (Figure 13.3). Vector is a program which saves the state of the system, gets the status of the USART and jumps to the RISR (Receive Interrupt Service Routine) or the TISR (Transmit Interrupt Service Routine), depending on which of the two ready flags is active. If neither ready flag is active, VECTOR restores the status of the running program, enables interrupts, and returns. (Interrupts are automatically disabled by the hardware upon an interrupt.) This exit from VECTOR, which is labeled VOUT, is used from other




Figure 12. Control Block




Figure 13.1. LOADA Subroutine




Figure 13.2. CLEAN Subroutine



# APPLICATIONS




Figure 13.3. Interrupt Entry

portions of USRUN if return from the interrupt mode is required.

In addition to handling normal data transfers, TISR (Figure 13.4) checks a location in memory named TCMD in order to determine if the receive program wishes to send a command to the USART. Since the transmit data and command must share a buffer within the USART, any command output must occur when TxRDY is asserted. If TCMD is zero, TISR proceeds with the data transfer. If TCMD is non-zero, TISR calls TUTE (Transmit Utility, Figure 13.5) which, depending on the value




Figure 13.4. Transmit Interrupt Service Routine




Figure 13.5. Transmit Utility Routine

## APPLICATIONS

in TCMD, turns off the receiver, turns on the receiver, or clears error conditions. Note that the error flags (parity, framing, and overrun) are always cleared by the software when the receiver is first enabled.

The flowchart of the RISR is shown in Figure 13.6. Note that in addition to terminating whenever the required number of characters have been received, the RISR also terminates if one of the error flags becomes set or if the received character matches a character found in a table pointed to by the label ETAB. This table, which starts at ETAB and continues until an all "ones" entry is found, can be used by USER to define special characters, such as EOT (End Of Transmission), which will terminate a READ operation. The remainder of Figure 13 (13.7) shows the decoding of the commands to USRUN. The listings also include a test USER which exercises USRUN. This program sets up a 256-byte transmit buffer and transfers it to a similar input buffer by means of a local loop. When both the READ and WRITE operations are complete, the test USER checks to insure that the two buffers are identical. If the buffers differ, the MDS monitor is called; if the data is correct, the test is repeated.

### CONCLUSION

The 8251 USART has been described both as a device and as a component in a system. Since not only modems but also many peripheral devices have a serial interface, the 8251 is an extremely useful component in a microcomputer system. A particular advantage of the device is that it is capable of operating in various modes without requiring hardware modifications to the system of which it is a part. As with any complex subsystem, however, the 8251 USART must be carefully applied so that it can be utilized to full advantage in the overall system. It is hoped that this application note will aid in the designer in the application of the 8251 USART. As a further aid to the application of the 8251, the appendix of this document includes a list of design hints based on past experience with the 8251.




Figure 13.6. Receive Interrupt Service Routine

# APPLICATIONS




Figure 13.7. URUN Command Decode

# APPLICATIONS

Figure 14. Program Listing

```
;*****  
;  
; SYSTEM ORIGIN STATEMENT  
;  
;*****  
4000          ORG      4000H  
  
;*****  
;  
; DATA STORAGE FOR TEST USER  
;  
;*****  
4000  BUFIN:  DS      100H    ;INPUT BUFFER  
4100  BUFOUT: DS      100H    ;OUTPUT BUFFER  
4200 5200  RBLOCK: DB      'R',00H ;RECEIVE CONTROL BLOCK  
4202 0040  RBAD:   DW      BUFIN  
4204 FF00  RRCT:   DW      OFFH  
4206 0000  RCCT:   DW      00H  
4208 1742  RCRA:   DW      RCR  
420A 5700  TBLOCK: DB      'W',00H ;TRANSMIT CONTROL BLOCK  
420C 0041  TBAD:   DW      BUFOUT  
420E FF00  TRCT:   DW      OFFH  
4210 0000  TCCT:   DW      00H  
4212 2742  TCRA:   DW      TCR  
4214 4300  GBLOCK: DB      'C',00H  
4216 00    FLAG:   DB      00H  
  
;*****  
;  
; COMPLETION ROUTINES  
;  
;*****  
4217 AF    RCR:    XRA      A      ;CLEAR A  
4218 323B42 STA      RCBA    ;TURN OFF RECEIVE  
421B 323C42 STA      RCBA+1  
421E 3A1642 LDA      FLAG    ;GET FLAG  
4221 E60F  ANI      OFH    ;CLEAR UPPER FOUR BITS  
4223 321642 STA      FLAG    ;RESTORE FLAG  
4226 C9    RET  
4227 AF    TCR:    XRA      A      ;CLEAR A  
4228 323942 STA      TCBA    ;TURN OFF TRANSMIT  
422B 323A42 STA      TCBA+1  
422E 3A1642 LDA      FLAG    ;GET FLAG  
4231 E6F0  ANI      OF0H    ;CLEAR LOWER FOUR BITS  
4233 321642 STA      FLAG    ;RESTORE FLAG  
4236 C9    RET      ;THEN RETURN
```

# APPLICATIONS

---

```
;*****  
;  
;          SYSTEM EQUATES  
;  
;*****  
  
00F5      USTAT   EQU    0F5H    ;USART STATUS ADDRESS  
00F5      USCMD   EQU    0F5H    ;USART CMD ADDRESS  
00F4      USDAI   EQU    0F4H    ;USART DATA INPUT ADDRESS  
00F4      USDAO   EQU    0F4H    ;USART DATA OUTPUT ADDRESS  
0000      GSTAT   EQU    00H     ;GOOD STATUS  
00FF      BSTAT   EQU    0FFH    ;BAD STATUS  
0001      CEND    EQU    01H  
  
;*****  
;  
;          SYSTEM DATA TABLE  
;  
;*****  
  
4237 00    LCMD:   DB      00H     ;CURRENT OPERATING COMMAND  
4238 00    TCMD:   DB      00H     ;IF NON ZERO A COMMAND TO BE SENT  
4239 0000  TCBA:   DW      00H     ;ADDRESS OF XMIT CBLOCK  
423B 0000  RCBA:   DW      00H     ;ADDRESS OF RECEIVE CBLOCK  
423D FF    MTAB:   DB      0FFH    ;END CHARACTER TABLE
```

# APPLICATIONS

```
;*****  
;  
; LOAD ADDRESS ROUTINE  
; LOADA IS ENTERED WITH THE ADDRESS OF A CONTROL  
; BLOCK IN H,L. ON EXIT D,E CONTAINS THE ADDRESS  
; WHICH IS THE TARGET OF THE NEXT DATA TRANSFER (BAD+CCNT)  
; AND B HAS BEEN SET TO ZERO IF THE REQUESTED NUMBER OF  
; TRANSFERS HAS BEEN ACCOMPLISHED. CCNT IS INCREMENTED  
; AFTER THE TARGET ADDRESS HAS BEEN CALCULATED.  
;  
;*****
```

```
423E 23 LOADA: INX H ;D,E GETS BUFFER ADDRESS  
423F 23 INX H  
4240 5E MOV E,M  
4241 23 INX H  
4242 56 MOV D,M ;DONE  
4243 23 INX H ;B,C GETS COMPLETED COUNT (CCNT)  
4244 23 INX H  
4245 23 INX H  
4246 4E MOV C,M  
4247 23 INX H  
4248 46 MOV B,M ;DONE  
4249 EB XCHG ;D,E GETS BAD+CCNT  
424A 09 DAD B  
424B EB XCHG ;DONE  
424C 03 INX B ;CCNT GETS INCREMENTED  
424D 70 MOV M,B  
424E 2B DCX H  
424F 71 MOV M,C ;DONE  
4250 0B DCX B ;DOES OLD CCNT=RCNT?  
4251 2B DCX H  
4252 7E MOV A,M  
4253 90 SUB B  
4254 47 MOV B,A  
4255 C0 RNZ ;NO-RETURN WITH B NOT ZERO  
4256 2B DCX H  
4257 7E MOV A,M  
4258 91 SUB C  
4259 47 MOV B,A  
425A C9 RET ;RETURN WITH B=0 IF RCNT=CCNT
```

# APPLICATIONS

```

;*****
;
;      CLEAN-UP ROUTINE
;      CLEAN IS ENTERED WITH THE ADDRESS OF A CONTROL
;      BLOCK IN H,L AND A NEW STATUS TO BE
;      ENTERED INTO IT IN A. ON EXIT THE ADDRESS OF THE
;      CONTROL BLOCK IS IN D,E; THE STATUS OF THE BLOCK
;      HAS BEEN UPDATED; AND THE ADDRESS OF THE COMPLETION
;      ROUTINE IS IN H,L.
;
;*****

```

```

425B 5D      CLEAN:  MOV     E,L      ;SAVE THE ADRESS OF THE COMMAND BLOCK
425C 54      MOV     D,H
425D 23      INX     H          ;POINT AT STATUS
425E 77      MOV     M,A      ;SET STATUS EQUAL TO A
425F 010700  LXI     B,7       ;SET INDEX TO SEVEN
4262 09      DAD     B          ;POINT AT COMPLETION ADDRESS
4263 7E      MOV     A,M      ;GET LOWER ADDRESS
4264 23      INX     H          ;POINT AT UPPER ADDRESS
4265 66      MOV     H,M      ;H GETS HIGH ADDRESS BYTE
4266 6F      MOV     L,A      ;L GETS LOW ADDRESS BYTE
4267 C9      RET

```

```

;*****
;
;      INTERRUPT VECTOR ROUTINE
;      VECTOR SAVES THE STATUS OF THE RUNNING PROGRAM
;      THEN READS THE STATUS OF THE USART TO DETERMINE
;      IF A RECEIVE OR TRANSMIT INTERRUPT OCCURRED.
;      VECTOR THEN CALLS THE APPROPRIATE SERVICE ROUTINE.
;      IF NEITHER INTERRUPTS OCCURRED THEN VECTOR RESTORES
;      THE STATUS OF THE RUNNING PROGRAM. THE SERVICE
;      ROUTINES USE THE EXIT CODE, LABELED VOUT, TO EFFECT
;      THEIR EXIT FROM INTERRUPT MODE.
;
;*****

```

```

4268 F5      VECTOR:  PUSH    PSW      ;PUSH STATUS INTO THE STACK
4269 C5      PUSH    B
426A D5      PUSH    D
426B E5      PUSH    H
426C DBF5    IN      USTAT   ;GET USART ADDRESS
426E DBFA    IN      OFAH   ;MDS-GET MONITOR CARD INT. STATUS
4270 0F      RRC      ;ROTATE TWO PLACES
4271 0F      RRC      ;SO THAT CARRY=RXRDY
4272 DA8842  JC      RISR   ;IF RXRDY GO TO SERVICE ROUTINE
4275 07      RLC      ;IF NOT ROTATE BACK
4276 07      RLC      ;LEAVING TXRDY IN CARRY
4277 DAD442  JC      TISR   ;IF TXRDY THEN GO TO SERVICE ROUTINE
427A 3EFC    MVI     A,0FCH  ;MDS-CLEAR OTHER LEVEL THREE INTERRUPTS
427C D3F3    OUT     OF3H   ;MDS
427E E1      VOUT:   POP     H          ;ELSE EXIT FROM INTERRUPT MODE
427F D1      POP     D
4280 C1      POP     B
4281 3E20    MVI     A,20H   ;MDS-RESTORE CURRENT LEVEL
4283 D3FD    OUT     OFDH   ;MDS
4286 FB      EI          ;ENABLE INTERRUPTS
4287 C9      RET

```

# APPLICATIONS

```

;*****
;
; RECEIVE INTERRUPT SERVICE ROUTINE;
; RISR PROCESSES A RECEIVE INTERRUPT
; AT THE END OF RECEIVE THE USER SUPPLIED
; COMPLETION ROUTINE IS CALLED AND THEN AN
; EXIT IS TAKEN THROUGH VOUT OF THE
; VECTOR
;*****

4288 2A3B42  RISR:  LHLD  RCBA
428B 3E82    MVI  A,82H ;MDS-CLEAR RECEIVE INTERRUPT
428D D3F3    OUT  OF3H ;MDS
428F 2C     INR  L
4290 2D     DCR  L
4291 C29942  JNZ  RISRB
4294 24     INR  H
4295 25     DCR  H
4296 CA7E42  JZ   VOUT
4299 CD3E42  RISRB: CALL  LOADA ;READY-SET UP ADDRESS
429C DBF4    IN   USDAI ;GET INPUT DATA
429E 12     STAX D ;AND PUT IN THE BUFFER
429F 4F     MOV  C,A ;SAVE INPUT DATA IN C
42A0 DBF5    IN   USTAT ;GET STATUS AGAIN
42A2 E638    ANI  38H ;MASK FOR ERROR FIELD
42A4 C2B942  JNZ  RISRE ;NOT ZERO-TAKE ERROR EXIT
42A7 04     INR  B ;B WAS 00 IF DONE
42A8 05     DCR  B
42A9 C2BE42  JNZ  EXCHAR ;NOT DONE-EXIT
42AC 3E00    MVI  A,GSTAT ;A GETS GOOD STATUS
42AE 217E42  RISRA: LXI  H,VOUT ;GET RETURN ADDRESS
42B1 E5     PUSH H ;AND PUSH IT INTO THE STACK
42B2 2A3B42  LHLD RCBA ;POINT H,L AT THE CMD BLOCK
42B5 CD5B42  CALL CLEAN ;CALL CLEANUP ROUTINE
42B8 E9     PCHL ;EFFECTIVELY CALLS COMPLETION ROUTINE
;RETURN IS TO VOUT BECAUSE OF PUSH H

42B9 3EFF    RISRE: MVI  A,BSTAT ;A GETS BAD STATUS
42BB C3AE42  JMP  RISRA ;OTHERWISE EXIT IS NORMAL
42BE 213D42  EXCHAR: LXI  H,MTAB ;TEST CHARACTER AGAINST EXIT TABLE
42C1 7E     EXA:  MOV  A,M
42C2 FEFF    CPI  OFFH ;END OF TABLE
42C4 CA7E42  JZ   VOUT
42C7 B9     CMP  C
42C8 CACF42  JZ   PEND ;MATCH-TERMINATE READ
42CB 23     INX  H
42CC C3C142  JMP  EXA
42CF 3E01    PEND: MVI  A,CEND
42D1 C3AE42  JMP  RISRA

```



# APPLICATIONS

```

;*****
;
; TRANSMIT INTERRUPT SERVICE ROUTINE
; TISR PROCESSES TRANSMITTER INTERRUPTS
; WHEN THE END OF A TRANSMISSION IS
; DETECTED THE USER SUPPLIED COMPLETION
; ROUTINE IS CALLED AND THEN AN EXIT IS
; TAKEN THROUGH VOUT OF VECTOR
;
;*****

42D4 3A3842 TISR: LDA TCMD ;GET POTENTIAL COMMAND
42D7 B7 ORA A ;DESIGNATE ON IT
42D8 C40443 CNZ TUTE ;DO UTILITY COMMAND
42DB 3E81 MVI A,081H ;MDS-CLEAR XMIT INTERRUPTS
42DD D3F3 OUT OF3H ;MDS
42DF 2A3942 LHLD TCBA
42E2 2C INR L ;MAKE SURE HAVE VALID CONTROL BLOCK
42E3 2D DCR L
42E4 C2EC42 JNZ TISRA ;GOOD
42E7 24 INR H
42E8 25 DCR H
42E9 CA7E42 JZ VOUT ;NON VALID BLOCK (H,L=0)
42EC CD3E42 TISRA: CALL LOADA ;SET UP ADDRESS
42EF 1A LDAX D ;GET DATA FROM BUFFER
42F0 D3F4 OUT USDAO ;AND OUTPUT IT
42F2 04 INR B ;B WAS 00 IF DONE
42F3 05 DCR B
42F4 C27E42 JNZ VOUT ;NOT DONE-EXIT FROM SERVICE ROUTINE
42F7 217E42 LXI H,VOUT ;SET UP RETURN ADDRESS
42FA E5 PUSH H ;AND PUSH IT INTO THE STACK
42FB 3E00 MVI A,GSTAT ;A GETS GOOD STATUS
42FD 2A3942 LHLD TCBA ;POINT H,L AT COMMAND BLOCK
4300 CD5B42 CALL CLEAN ;CALL CLEANUP ROUTINE
4303 E9 PCHL ;CALL COMPLETION ROUTINE
;RETURN WILL BE TO VOUT
;RECEIVER OFF

4304 FE01 TUTE: CPI 01
4306 CA2443 JZ TUTE1
4309 FE02 CPI 02 ;RECEIVER ON
430B CA1443 JZ TUTE2
430E FE03 CPI 03 ;CLEAR ERRORS
4310 CA1C43 JZ TUTE3
4313 C9 RET
4314 3A3742 TUTE2: LDA LCMD
4317 F604 ORI 04
4319 323742 STA LCMD
431C 3A3742 TUTE3: LDA LCMD
431F F610 ORI 10H
4321 D3F5 TUTE4: OUT USCMD
4323 C9 RET
4324 3A3742 TUTE1: LDA LCMD
4327 E6FB ANI OFBH
4329 323742 STA LCMD
432C C32143 JMP TUTE4

```

# APPLICATIONS

```

;*****
;
;
;   USART COMMAND BLOCK INTERPRETER
;   USRUN IS CALLED BY USER WITH THE ADDRESS
;   OF THE COMMAND BLOCK IN H,L. USRUN EXAMINES
;   THE BLOCK AND INITIALIZES THE REQUESTED OPERATION
;
;*****

```

```

432F 1A      USRUN: LDAX   D      ;GET THE CMD FROM THE BLOCK
4330 FE43    CPI     'C'      ;IS IT A CLEAR COMMAND?
4332 CA4043  JZ      UCLEAR ;YES GO TO CLEAR ROUTINE
4335 FE52    CPI     'R'      ;IS IT A READ COMMAND?
4337 CA5D43  JZ      UREAD  ;YES-GO TO READ ROUTINE
433A FE57    CPI     'W'      ;IS IT A WRITE COMMAND?
433C CA9D43  JZ      UWRITE  ;GO TO WRITE ROUTINE
433F C9      RET          ;NOT A GOOD COMMAND-RETURN
4340 F3      UCLEAR: DI      ;DISABLE INTERRUPTS
4341 AF      XRA     A        ;CLEAR A
4342 D3F5    OUT     USCMD   ;OUTPUT THREE TIMES TO ENSURE
4344 D3F5    OUT     USCMD   ;THAT THE USART IS IN A KNOWN STATE
4346 D3F5    OUT     USCMD
4348 3E40    MVI     A,40H    ;CODE TO RESET USART
434A D3F5    OUT     USCMD   ;OUTPUT ON CMD CHANNEL
434C 3E5E    MVI     A,05EH  ;CE IMPLIES ASYN MODE (X16)
;           ;           8 DATA BITS
;           ;           ODD PARITY
;           ;           1 STOP BIT
434E D3F5    OUT     USCMD   ;OUTPUT ON CMD CHANNEL
4350 AF      XRA     A        ;CLEAR A, SET ZERO
4351 213942  LXI     H,TCBA   ;CLEAR TCBA AND RCBA
4354 77      MOV     M,A
4355 23      INX     H
4356 77      MOV     M,A
4357 23      INX     H
4358 77      MOV     M,A
4359 23      INX     H
435A 77      MOV     M,A
435B FB      EI          ;ENABLE INTERRUPTS
435C C9      RET          ;AND RETURN TO USER
;
;
435D 213B42  UREAD: LXI     H,RCBA ;CHECK READ IDLE
4360 7E      MOV     A,M
4361 B7      ORA     A
4362 C26B43  JNZ     UROUT
4365 23      INX     H
4366 7E      MOV     A,M
4367 B7      ORA     A
4368 CA7743  JZ      URDA   ;READ IS IDLE-PROCEED
436B 3EFE    UROUT: MVI     A,0FEH ;ALREADY RUNNING-ERROR STATUS
436D 217643  LXI     H,URDB  ;SET UP RETURN ADDRESS
4370 E5      PUSH    H      ;PUSH IT INTO STACK
4371 EB      XCHG   ;H GETS COMMAND BLOCK ADDRESS
4372 CD5B42  CALL   CLEAN  ;CALL CLEANUP ROUTINE
4375 E9      PCHL   ;EFFECTIVELY CALLS END ROUTINE
4376 C9      URDB:  RET          ;RETURN TO USER
;
4377 EB      URDA:  XCHG   ;H GETS COMMAND BLOCK ADDRESS
4378 223B42  SHLD   RCBA   ;RCBA GETS COMMAND BLOCK ADDRESS
437B 3A3742  LDA     LCMD   ;GET LAST COMMAND
437E F616    ORI     16H   ;SET RXE AND DTR AND RESET ERRORS
4380 323742  STA     LCMD   ;AND RETURN TO MEMORY
4383 0F      RRC     ;SET CARRY EQUAL TO TXE

```

## APPLICATIONS

---

```

4384 D28C43      JNC      URDC
4387 3E02        MVI      A,2
4389 323842      STA      TCMD
438C 07          URDC:   RLC
438D D3F5        OUT      USCMD      ;OUTPUT CMD
438F DBF4        IN       USDAI      ;CLEAR USART OF LEFT OVER CHARACTERS
4391 DBF4        IN       USDAI
4393 3E82        MVI      A,82H      ;MDS-CLEAR RECEIVE INTERUPT
4395 D3F3        OUT      OF3H      ;MDS
4397 3EF6        MVI      A,OF6H    ;MDS-ENABLE LEVEL THREE
4399 D3FC        OUT      OFCH      ;MDS
439B FB          EI         ;ENABLE INTERRUPTS
439C C9          RET      ;RETURN TO USER

439D 213942      UWRITE: LXI     H,TCBA  ;CHECK WRITE IDLE
43A0 7E          MOV      A,M
43A1 B7          ORA      A
43A2 C26B43      JNZ      UROUT      ;BUSY-EXIT
43A5 23          INX     H
43A6 7E          MOV      A,M
43A7 C26B43      JNZ      UROUT      ;BUSY-EXIT
43AA EB          XCHG     ;OK-H GETS COMMAND BLOCK ADDRESS
43AB 223942      SHLD    TCBA      ;TCBA GETS COMMAND BLOCK ADDRESS
43AE 3A3742      LDA      LCMD      ;GET LAST COMMAND
43B1 F623        ORI      023H     ;SET RTS,DTR, AND TXEN
43B3 323742      STA      LCMD
43B6 D3F5        OUT      USCMD
43B8 3EF6        MVI      A,OF6H    ;MDS-ENABLE LEVEL THREE INTERRUPTS
43BA D3FC        OUT      OFCH      ;MDS
43BC FB          EI         ;ENABLE SYSTEM INTERRUPTS
43BD C9          RET      ;AND RETURN

```

# APPLICATIONS

```

;*****
;
;      USER IS A TEST PROGRAM WHICH EXERCISES USRUN
;
;*****

43BE 3EC3      USER:   MVI      A,0C3H  ;MDS-SET INTERRUPT VECTOR
43C0 321800    STA      018H
43C3 216842    LXI      H,VECTOR
43C6 221900    SHLD     019H
43C9 3E43      MVI      A,'C'  ;SET GENERAL BLOCK TO A 'C'
43CB 111442    LXI      D,GBLOCK
43CE 12        STAX     D
43CF CD2F43    CALL     USRUN
43D2 210040    LXI      H,BUFIN  ;CLEAR INPUT BUFFER
43D5 AF        XRA      A
43D6 77        MOV     M,A
43D7 2C        INR     L
43D8 C2D643    JNZ     $-2
43DB 210041    LXI      H,BUFOUT ;INITIALIZE OUTPUT BUFFER
43DE 75        MOV     M,L
43DF 2C        INR     L
43E0 C2DE43    JNZ     $-2
43E3 65        MOV     H,L      ;REINTIALIZE CONTROL BLOCKS
43E4 2E52      MVI     L,'R'
43E6 220042    SHLD     RBLOCK
43E9 2E57      MVI     L,'W'
43EB 220A42    SHLD     TBLOCK
43EE 6C        MOV     L,H
43EF 220642    SHLD     RCCT
43F2 221042    SHLD     TCCT
43F5 110042    LXI      D,RBLOCK ;START READ
43F8 CD2F43    CALL     USRUN
43FB 110A42    LXI      D,TBLOCK ;START WRITE
43FE CD2F43    CALL     USRUN
4401 3EFF      MVI     A,OFFH  ;LOOP WAITING COMPLETION
4403 321642    STA     FLAG   ;FLAG WILL BE SET BY COMPLETION ROUTINES
4406 3A1642    LDA     FLAG
4409 B7        ORA     A
440A C20644    JNZ     $-4
440D 210040    LXI     H,BUFIN ;TEST INPUT BUFFER-OUTPUT BUFFER
4410 7E        COMLP:  MOV     A,M
4411 24        INR     H
4412 BE        CMP     M
4413 C21E44    JNZ     COMER
4416 25        DCR     H
4417 2C        INR     L
4418 C21044    JNZ     COMLP
441B C3BE43    JMP     USER   ;GOOD COMPARE-REPEAT TEST
441E C7        COMER:  RST     0      ;ERROR-RETURN TO MONITOR

0000          END

```

## APPLICATIONS

---

BSTAT 00FF	BUFIN 4000	BUFOU 4100	CEND 0001
CLEAN 425B	COMER 441E	COMLP 4410	EXA 42C1
EXCHA 42BE	FLAG 4216	GBLOC 4214	GSTAT 0000
LCMD 4237	LOADA 423E	MTAB 423D	PEND 42CF
RBAD 4202	RBLOC 4200	RCBA 423B	RCCT 4206
RCR 4217	RCRA 4208	RISR 4288	RISRA 42AE
RISRB 4299	RISRE 42B9	RRCT 4204	TBAD 420C
TBLOC 420A	TCBA 4239	TCCT 4210	TCMD 4238
TCR 4227	TCRA 4212	TISR 42D4	TISRA 42EC
TRCT 420E	TUTE 4304	TUTE1 4324	TUTE2 4314
TUTE3 431C	TUTE4 4321	UCLEA 4340	URDA 4377
URDB 4376	URDC 438C	UREAD 435D	UROUT 436B
USCMD 00F5	USDAI 00F4	USDAO 00F4	USER 43BE
USRUN 432F	USTAT 00F5	UWRIT 439D	VECTO 4268
VOUT 427E			

# APPLICATIONS

---

## APPENDIX A

### 8251 DESIGN HINTS

1. Output of a command to the USART destroys the integrity of a transmission in progress if timed incorrectly.

Sending a command into the USART will overwrite any character which is stored in the buffer waiting for transfer to the parallel-to-serial converter in the device. This can be avoided by waiting for TxRDY to be asserted before sending a command if transmission is taking place. Due to the internal structure of the USART, it is also possible to disturb the transmission if a command is sent while a SYN character is being generated by the device. (The USART generates a SYN if the software fails to respond to TxRDY.) If this occurrence is possible in a system, commands should be transferred only when a positive-going edge is detected on the TxRDY line.

2. RxE only acts as a mask to RxRDY; it does not control the operation of the receiver.

When the receiver is enabled, it is possible for it to already contain one or two characters. These characters should be read and discarded when the RxE bit is first set. Because of these extraneous characters the proper sequence for gaining synchronization is as follows:

1. Disable interrupts
2. Issue a command to enter hunt mode, clear errors, and enable the receiver (EH,ER,RxE=1)
3. Read USART data (it is not necessary to check status)
4. Enable interrupts

The first RxRDY that occurs after the above sequence will indicate that the SYN character or

characters have been detected and the next character has been assembled and is ready to be read.

3. Loss of CTS or dropping TxEnable will immediately clamp the serial output line.

TxEnable and RTS should remain asserted until the transmission is complete. Note that this implies that not only has the USART completed the transfer of all bits of the last character, but also that they have cleared the modem. A delay of 1 msec following a proper occurrence of TxEmpty is usually sufficient (see item 4). An additional problem can occur in the synchronous mode because the loss of TxEnable clamps the data in at a SPACE instead of the normal MARK. This problem, which does not occur in the asynchronous mode, can be corrected by an external gate combining RTS and the serial output data.

4. Extraneous transitions can occur on TxEmpty while data (including USART generated SYNs) is transferred to the parallel-to-serial converter.


This situation can be avoided by ensuring that TxEmpty occurs during several consecutive status reads before assuming that the transmitter is truly in the empty state.

5. A BREAK (i.e., long space) detected by the receiver results in a string of characters which have framing errors.

If reception is to be continued after a BREAK, care must be taken to ensure that valid data is being received; special care must be taken with the last character perceived during a BREAK, since its value, including any framing error associated with it, is indeterminate.

# 8251 PROGRAMMABLE COMMUNICATION INTERFACE

---



March 1978

**Using the 8273 SDLC/HDLC  
Protocol Controller**

**John Beaton  
Microcomputer Applications**



---

# Using the 8273 SDLC/HDLC Protocol Controller

## Contents

### INTRODUCTION

### SDLC/HDLC OVERVIEW

### BASIC 8273 OPERATION

### HARDWARE ASPECTS OF THE 8273

- CPU Interface
- Modem Interface

### SOFTWARE ASPECTS OF THE 8273

- Command Phase Software
- Execution Phase Software
- Result Phase Software

### 8273 COMMAND DESCRIPTION

- Initialization/Configuration Commands
  - Operating Mode Register
  - Serial I/O Mode Register
  - Data Transfer Mode Register
  - One Bit Delay Register
- Receive Commands
  - General Receive
  - Selective Receive
  - Selective Loop Receive
  - Receive Disable
- Transmit Commands
  - Transmit Frame
  - Loop Transmit
  - Transmit Transparent
- Abort Commands
- Reset Commands
- Modem Control Commands

### HDLC CONSIDERATIONS

### LOOP CONFIGURATIONS

### APPLICATION EXAMPLE

### CONCLUSION

### APPENDIX A

# APPLICATIONS

## INTRODUCTION

The Intel 8273 is a Data Communications Protocol Controller designed for use in systems utilizing either SDLC or HDLC (Synchronous or High-Level Data Link Control) protocols. In addition to the usual features such as full duplex operation, automatic Frame Check Sequence generation and checking, automatic zero bit insertion and deletion, and TTL compatibility found on other single component SDLC controllers; the 8273 features a frame level command structure, a digital phase locked loop, SDLC loop operation, and diagnostics.

The frame level command structure is made possible by the 8273's unique internal dual processor architecture. A high-speed bit processor handles the serial data manipulations and character recognition. A byte processor implements the frame level commands. These dual processors allow the 8273 to control the necessary byte-by-byte operation of the data channel with a minimum of CPU (Central Processing Unit) intervention. For the user this means the CPU has time to take on additional tasks. The digital phase locked loop (DPLL) provides a means of clock recovery from the received data stream on-chip. This feature, along with the frame level commands, makes SDLC loop operation extremely simple and flexible. Diagnostics in the form of both data and clock loopback are available to simplify board debug and link testing. The 8273 is a dedicated function peripheral in the MCS-80/85 Microcomputer family and as such, it interfaces to the 8080/8085 system with a minimum of external hardware.

This application note explains the 8273 as a component and shows its use in a generalized loop configuration and a typical 8085 system. The 8085 system was used to verify the SDLC operation of the 8273 on an actual IBM SDLC data communications link.

The first section of this application note presents an overview of the SDLC/HDLC protocols. It is fairly tutorial in nature and may be skipped by the more knowledgeable reader. The second section describes the 8273 from a functional standpoint with explanation of the block diagram. The software aspects of the 8273, including command examples, are discussed in the third section. The fourth and fifth sections discuss a loop SDLC configuration and the 8085 system respectively.

## SDLC/HDLC OVERVIEW

SDLC is a protocol for managing the flow of information on a data communications link. In other words, SDLC can be thought of as an envelope — addressed, stamped, and containing an s.a.s.e. — in which information is transferred from location to location on a data communications link. (Please note that while SDLC is discussed specifically, all comments also apply to HDLC except where noted.) The link may be either point-to-point or multi-point, with the point-to-point configuration being either switched or nonswitched. The information flow may use either full or half duplex exchanges. With this many configurations supported, it is difficult to find a synchronous data communications application where SDLC would not be appropriate.

Aside from supporting a large number of configurations, SDLC offers the potential of a 2x increase in throughput over the presently most prevalent protocol: Bi-Sync. This performance increase is primarily due to two characteristics of SDLC: full duplex operation and the implied acknowledgement of transferred information. The performance increase due to full duplex operation is fairly obvious since, in SDLC, both stations can communicate simultaneously. Bi-Sync supports only half-duplex (two-way alternate) communication. The increase from implied acknowledgement arises from the fact that a station using SDLC may acknowledge previously received information while transmitting different information. Up to 7 messages may be outstanding before an acknowledgement is required. These messages may be acknowledged as a block rather than singly. In Bi-Sync, acknowledgements are unique messages that may not be included with messages containing information and each information message requires a separate acknowledgement. Thus the line efficiency of SDLC is superior to Bi-Sync. On a higher level, the potential of a 2x increase in performance means lower cost per unit of information transferred. Notice that the increase is not due to higher data link speeds (SDLC is actually speed independent), but simply through better line utilization.

Getting down to the more salient characteristics of SDLC; the basic unit of information on an SDLC link is that of the frame. The frame format is shown in Figure 1. Five fields comprise each frame: flag, address, control, information, and frame check sequence. The flag fields (F) form the boundary of the frame and all other fields are positionally related to one of the two flags. All frames start with an opening flag and end with a closing flag. Flags are used for frame synchronization. They also may serve as time-fill characters between frames. (There are no intraframe time-fill characters in SDLC as there are in Bi-Sync.) The opening flag serves as a reference point for the address (A) and control (C) fields. The frame check sequence (FCS) is referenced from the closing flag. All flags have the binary configuration 01111110 (7EH).

SDLC is a bit-oriented protocol, that is, the receiving station must be able to recognize a flag (or any other special character) at any time, not just on an 8-bit boundary. This, of course, implies that a frame may be N-bits in length. (The vast majority of applications tend to use frames which are multiples of 8 bits long, however.)




Figure 1. SDLC Frame Format

## APPLICATIONS

The fact that the flag has a unique binary pattern would seem to limit the contents of the frame since a flag pattern might inadvertently occur within the frame. This would cause the receiver to think the closing flag was received, invalidating the frame. SDLC handles this situation through a technique called zero bit insertion. This technique specifies that within a frame a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1s. Thus, no pattern of 01111110 is ever transmitted by chance. On the receiving end, after the opening flag is detected, the receiver removes any 0 following 5 consecutive 1s. The inserted and deleted 0s are not counted for error determination.

Before discussing the address field, an explanation of the roles of an SDLC station is in order. SDLC specifies two types of stations: primary and secondary. The primary is the control station for the data link and thus has responsibility of the overall network. There is only one predetermined primary station, all other stations on the link assume the secondary station role. In general, a secondary station speaks only when spoken to. In other words, the primary polls the secondaries for responses. In order to specify a specific secondary, each secondary is assigned a unique 8-bit address. It is this address that is used in the frame's address field.

When the primary transmits a frame to a specific secondary, the address field contains the secondary's address. When responding, the secondary uses its own address in the address field. The primary is never identified. This ensures that the primary knows which of many secondaries is responding since the primary may have many messages outstanding at various secondary stations. In addition to the specific secondary address, an address common to all secondaries may be used for various purposes. (An all 1s address field is usually used for this "All Parties" address.) Even though the primary may use this common address, the secondaries are expected to respond with their unique address. The address field is always the first 8 bits following the opening flag.

The 8 bits following the address field form the control field. The control field embodies the link-level control of SDLC. A detailed explanation of the commands and responses contained in this field is beyond the scope of this application note. Suffice it to say that it is in the control field that the implied acknowledgement is carried out through the use of frame sequence numbers. None of the currently available SDLC single chip controllers utilize the control field. They simply pass it to the processor for analysis. Readers wishing a more detailed explanation of the control field, or of SDLC in general, should consult the IBM documents referenced on the front page overleaf.

In some types of frames, an information field follows the control field. Frames used strictly for link management may or may not contain one. When an information field is used, it is unrestricted in both content and length. This code transparency is made possible because of the zero bit insertion mentioned earlier and the bit-oriented nature of SDLC. Even main memory core dumps may be transmitted because of this capability. This feature is unique to bit-oriented protocols. Like the

control field, the information field is not interpreted by the SDLC device; it is merely transferred to and from memory to be operated on and interpreted by the processor.

The final field is the frame check sequence (FCS). The FCS is the 16 bits immediately preceding the closing flag. This 16-bit field is used for error detection through a Cyclic Redundancy Checkword (CRC). The 16-bit transmitted CRC is the complement of the remainder obtained when the A, C, and I fields are "divided" by a generating polynomial. The receiver accumulates the A, C, and I fields and also the FCS into its internal CRC register. At the closing flag, this register contains one particular number for an error-free reception. If this number is not obtained, the frame was received in error and should be discarded. Discarding the frame causes the station to not update its frame sequence numbering. This results in a retransmission after the station sends an acknowledgement from previous frames. [Unlike all other fields, the FCS is transmitted MSB (Most Significant Bit) first. The A, C, and I fields are transmitted LSB (Least Significant Bit) first.] The details of how the FCS is generated and checked is beyond the scope of this application note and since all single component SDLC controllers handle this function automatically, it is usually sufficient to know only that an error has or has not occurred. The IBM documents contain more detailed information for those readers desiring it.

The closing flag terminates the frame. When the closing flag is received, the receiver knows that the preceding 16 bits constitute the FCS and that any bits between the control field and the FCS constitute the information field.

SDLC does not support an interframe time-fill character such as the SYN character in Bi-Sync. If an unusual condition occurs while transmitting, such as data is not available in time from memory or CTS (Clear-to-Send) is lost from the modem, the transmitter aborts the frame by sending an Abort character to notify the receiver to invalidate the frame. The Abort character consists of eight contiguous 1s sent without zero bit insertion. Intraframe time-fill consists of either flags, Abort characters, or any combination of the two.

While the Abort character protects the receiver from transmitted errors, errors introduced by the transmission medium are discovered at the receiver through the FCS check and a check for invalid frames. Invalid frames are those which are not bounded by flags or are too short, that is, less than 32 bits between flags. All invalid frames are ignored by the receiver.

Although SDLC is a synchronous protocol, it provides an optional feature that allows its use on basically asynchronous data links — NRZI (Non-Return-to-Zero-Inverted) coding. NRZI coding specifies that the signal condition does not change for transmitting a binary 1, while a binary 0 causes a change of state. Figure 2 illustrates NRZI coding compared to the normal NRZ. NRZI coding guarantees that an active line will have a transition at least every 5-bit times; long strings of zeroes cause a transition every bit time, while long strings of 1s are broken up by zero bit insertion. Since asynchronous

# APPLICATIONS

operation requires that the receiver sampling clock be derived from the received data, NRZI encoding plus zero bit insertion make the design of clock recovery circuitry easier.

All of the previous discussion has applied to SDLC on either point-to-point or multi-point data networks, SDLC (but not HDLC) also includes specification for a loop configuration. Figure 3 compares these three configurations. IBM uses this loop configuration in its 3650 Retail Store System. It consists of a single loop controller station with one or more down-loop secondary stations. Communications on a loop rely on the secondary stations repeating a received message down loop with a delay of one bit time. The reason for the one bit delay will be evident shortly.




Figure 2. NRZI vs NRZ Encoding

Loop operation defines a new special character: the EOP (End-of-Poll) character which consists of a 0 followed by 7 contiguous, non-zero bit inserted, ones. After the loop controller transmits a message, it idles the line (sends all 1s). The final zero of the closing flag plus the first 7 1s of the idle form an EOP character. While repeating, the secondaries monitor their incoming line for an EOP character. When an EOP is detected, the secondary checks to see if it has a message to transmit. If it does, it changes the seventh 1 to a 0 (the one bit delay allows time for this) and repeats the modified EOP (now alias flag). After this flag is transmitted, the secondary terminates its repeater function and inserts its message (with multiple preceding flags if necessary). After the closing flag, the secondary resumes its one bit delay repeater function. Notice that the final zero of the secondary's closing flag plus the repeated 1s from the controller form an EOP for the next down-loop secondary, allowing it to insert a message if it desires.

One might wonder if the secondary missed any messages from the controller while it was inserting its own message. It does not. Loop operation is basically half-duplex. The controller waits until it receives an EOP before it transmits its next message. The controller's reception of the EOP signifies that the original message has propagated around the loop followed by any messages inserted by the secondaries. Notice that secondaries cannot communicate with one another directly, all secondary-to-secondary communication takes place by way of the controller.




Figure 3. Network Configurations

# APPLICATIONS

Loop protocol does not utilize the normal Abort character. Instead, an abort is accomplished by simply transmitting a flag character. Down loop, the receiver sees the abort as a frame which is either too short (if the abort occurred early in the frame) or one with an FCS error. Either results in a discarded frame. For more details on loop operation, please refer to the IBM documents referenced earlier.

Another protocol very similar to SDLC which the 8273 supports is HDLC (High-Level Data Link Control). There are only three basic differences between the two: HDLC offers extended address and control fields, and the HDLC Abort character is 7 contiguous 1s as opposed to SDLC's 8 contiguous 1s.

Extended addressing, beyond the 256 unique addresses possible with SDLC, is provided by using the address field's least significant bit as the extended address modifier. The receiver examines this bit to determine if the octet should be interpreted as the final address octet. As long as the bit is 0, the octet that contains it is considered an extended address. The first time the bit is a 1, the receiver interprets that octet as the final address octet. Thus the address field may be extended to any number of octets. Extended addressing is illustrated in Figure 4a.

A similar technique is used to extend the control field although the extension is limited to only one extra control octet. Figure 4b illustrates control field extension.

Those readers not yet asleep may have noticed the similarity between the SDLC loop EOP character (a 0 followed by 7 1s) and the HDLC Abort (7 1s). This possible incompatibility is neatly handled by the HDLC protocol not specifying a loop configuration.

This completes our brief discussion of the SDLC/HDLC protocols. Now let us turn to the 8273 in particular and discuss its hardware aspects through an explanation of the block diagram and generalized system schematics.




Figure 4a




Figure 4b

## BASIC 8273 OPERATION

It will be helpful for the following discussions to have some idea of the basic operation of the 8273. Each operation, whether it is a frame transmission, reception or port read, etc., is comprised of three phases: the Command, Execution, and Result phases. Figure 5 shows the sequence of these phases. As an illustration of this sequence, let us look at the transmit operation.




Figure 5. 8273 Operational Phases

When the CPU decides it is time to transmit a frame, the Command phase is entered by the CPU issuing a Transmit Frame command to the 8273. It is not sufficient to just instruct the 8273 to transmit. The frame level command structure sometimes requires more information such as frame length and address and control field content. Once this additional information is supplied, the Command phase is complete and the Execution phase is entered. It is during the Execution phase that the actual operation, in this case a frame transmission, takes place. The 8273 transmits the opening flag, A and C fields, the specified number of I field bytes, inserts the FCS, and closes with the closing flag. Once the closing flag is transmitted, the 8273 leaves the Execution phase and begins the Result phase. During the Result phase the 8273 notifies the CPU of the outcome of the command by supplying interrupt results. In this case, the results would be either that the frame is complete or that some error condition causes the transmission to be aborted. Once the CPU reads all of the results (there is only one for the Transmit Frame command), the Result phase and consequently the operation, is complete. Now that we have a general feeling for the operation of the 8273, let us discuss the 8273 in detail.

## HARDWARE ASPECTS OF THE 8273

The 8273 block diagram is shown in Figure 6. It consists of two major interfaces: the CPU module interface and the modem interface. Let's discuss each interface separately.

# APPLICATIONS




Figure 6. 8273 Block Diagram

## CPU Interface

The CPU interface consists of four major blocks: Control/Read/Write logic (C/R/W), internal registers, data transfer logic, and data bus buffers.

The CPU module utilizes the C/R/W logic to issue commands to the 8273. Once the 8273 receives a command and executes it, it returns the results (good/bad completion) of the command by way of the C/R/W logic. The C/R/W logic is supported by seven registers which are addressed via the  $A_0$ ,  $A_1$ ,  $\overline{RD}$ , and  $\overline{WR}$  signals, in addition to  $\overline{CS}$ . The  $A_0$  and  $A_1$  signals are generally derived from the two low order bits of the CPU module address bus while  $\overline{RD}$  and  $\overline{WR}$  are the normal I/O Read and Write signals found on the system control bus. Figure 7 shows the address of each register using the C/R/W logic. The function of each register is defined as follows:

ADDRESS INPUTS		CONTROL INPUTS	
$A_1$	$A_0$	$\overline{CS} \cdot \overline{RD}$	$\overline{CS} \cdot \overline{WR}$
0	0	STATUS	COMMAND
0	1	RESULT	PARAMETER
1	0	Tx/I/R	TEST MODE
1	1	Rx/I/R	—

Figure 7. 8273 Register Selection

**Command** — 8273 operations are initiated by writing the appropriate command byte into this register.

**Parameter** — Many commands require more information than found in the command itself. This additional information is provided by way of the parameter register.

**Immediate Result (Result)** — The completion information (results) for commands which execute immediately are provided in this register.

**Transmit Interrupt Result (TxI/R)** — Results of transmit operations are passed to the CPU in this register.

**Receiver Interrupt Result (RxI/R)** — Receive operation results are passed to the CPU via this register.

**Status** — The general status of the 8273 is provided in this register. The Status register supplies the handshaking necessary during various phases of the 8273 operation.

**Test Mode** — This register provides a software reset function for the 8273.

The commands, parameters, and bit definition of these registers are discussed in the following software section. Notice that there are not specific transmit or receive data registers. This feature is explained in the data transfer logic discussion.

## APPLICATIONS

The final elements of the C/R/W logic are the interrupt lines (RxINT and TxINT). These lines notify the CPU module that either the transmitter or the receiver requires service; i.e., results should be read from the appropriate interrupt result register or a data transfer is required. The interrupt request remains active until all the associated interrupt results have been read or the data transfer is performed. Though using the interrupt lines relieves the CPU module of the task of polling the 8273 to check if service is needed, the state of each interrupt line is reflected by a bit in the Status register and non-interrupt driven operation is possible by examining the contents of these bits periodically.

The 8273 supports two independent data interfaces through the data transfer logic; receive data and transmit data. These interfaces are programmable for either DMA or non-DMA data transfers. While the choice of the configuration is up to the system designer, it is based on the intended maximum data rate of the communications channel. Figure 8 illustrates the transfer rate of data bytes that are acquired by the 8273 based on link data rate. Full-duplex data rates above 9600 baud usually require DMA. Slower speeds may or may not require DMA depending on the task load and interrupt response time of the processor.

Figure 9 shows the 8273 in a typical DMA environment. Notice that a separate DMA controller, in this case the Intel 8257, is required. The DMA controller supplies the timing and addresses for the data transfers while the 8273 manages the requesting of transfers and the actual counting of the data block lengths. In this case, elements of the data transfer interface are:

**TxD<sub>DRQ</sub>:** *Transmit DMA Request* — Asserted by the 8273, this line requests a DMA transfer from memory to the 8273 for transmit.

**TxD<sub>ACK</sub>:** *Transmit DMA Acknowledge* — Returned by the 8257 in response to TxD<sub>DRQ</sub>, this line notifies the 8273 that a request has been granted, and provides access to the transmitter data register.

**RxD<sub>DRQ</sub>:** *Receiver DMA Request* — Asserted by the 8273, it requests a DMA transfer from the 8273 to memory for a receive operation.

**RxD<sub>ACK</sub>:** *Receiver DMA Acknowledge* — Returned by the 8257, it notifies the 8273 that a receive DMA cycle has been granted, and provides access to the receiver data register.

**RD:** *Read* — Supplied by the 8257 to indicate data is to be read from the 8273 and placed in memory.

**WR:** *Write* — Supplied by the 8257 to indicate data is to be written to the 8273 from memory.

To request a DMA transfer the 8273 raises the appropriate DMA request line; let us assume it is a transmitter request (TxD<sub>DRQ</sub>). Once the 8257 obtains control of the system bus by way of its HOLD and HLDA (hold acknowledge) lines, it notifies the 8273 that TxD<sub>DRQ</sub> has been granted by returning TxD<sub>ACK</sub> and WR. The TxD<sub>ACK</sub> and WR signals transfer data to the 8273 for a transmit, independent of the 8273 chip select pin (CS). A similar sequence of events occurs for receiver requests. This "hard select" of data into the transmitter or out of

the receiver alleviates the need for the normal transmit and receive data registers addressed by a combination of address lines, CS, and WR or RD. Competitive devices that do not have this "hard select" feature require the use of an external multiplexer to supply the correct inputs for register selection during DMA. (Do not forget that the SDLC controller sees both the addresses and control signals supplied by the DMA controller during DMA cycles.) Let us look at typical frame transmit and frame receive sequences to better see how the 8273 truly manages the DMA data transfer.

Before a frame can be transmitted, the DMA controller is supplied, by the CPU, the starting address for the desired information field. The 8273 is then commanded to transmit a frame. (Just how this is done is covered later during our software discussion.) After the command, but before transmission begins, the 8273 needs a little more information (parameters). Four parameters are required for the transmit frame command: the address field byte, the control field byte, and two bytes which are the least significant and most significant bytes of the information field byte length. Once all four parameters are loaded, the 8273 makes RTS (Request-to-Send) active and waits for CTS (Clear-to-Send) to go active. Once CTS is active, the 8273 starts the frame transmission. While the 8273 is transmitting the opening flag, address field, and control field; it starts making transmitter DMA requests. These requests continue at character (byte) boundaries until the pre-loaded number of bytes of information field have been transmitted. At this point the requests stop, the FCS and closing flag are transmitted, and the TxINT line is raised, signaling the CPU that the frame transmission is complete. Notice that after the initial command and parameter loading, absolutely no CPU intervention was required (since DMA is used for data transfers) until the entire frame was transmitted. Now let's look at a frame reception.




Figure 8. Byte Transfer Rate vs Baud Rate




Figure 9. DMA, Interrupt-Driven System

## APPLICATIONS

The receiver operation is very similar. Like the initial transmit sequence, the DMA controller is loaded with a starting address for a receiver data buffer and the 8273 is commanded to receive. Unlike the transmitter, there are two different receive commands: General Receive, where all received frames are transferred to memory, and Selective Receive, where only frames having an address field matching one of two preprogrammed 8273 address fields are transferred to memory. Let's assume for now that we want to general receive. After the receive command, two parameters are required before the receiver becomes active: the least significant and most significant bytes of the receiver buffer length. Once these bytes are loaded, the receiver is active and the CPU may return to other tasks. The next frame appearing at the receiver input is transferred to memory using receiver DMA requests. When the closing flag is received, the 8273 checks the FCS and raises its RxINT line. The CPU can then read the results which indicate if the frame was error-free or not. (If the received frame had been longer than the pre-loaded buffer length, the CPU would have been notified of that occurrence earlier with a receiver error interrupt. The command description section contains a complete list of error conditions.) Like the transmit example, after the initial command, the CPU is free for other tasks until a frame is completely received. These examples have illustrated the 8273's management of both the receiver and transmitter DMA channels.

It is possible to use the DMA data transfer interface in a non-DMA interrupt-driven environment. In this case, 4 interrupt levels are used: one each for TxINT and RxINT, and one each for TxDRQ and RxDRQ. This configuration is shown in Figure 10. This configuration offers the advantages that no DMA controller is required and data requests are still separated from result (completion) requests. The disadvantages of the configuration are that 4 interrupt levels are required and that the CPU must actually supply the data transfers. This, of course, reduces the maximum data rate compared to the configuration based strictly on DMA. This system could use an Intel 8259 8-level Priority Interrupt Controller to supply a vectored CALL (subroutine) address based on requests on its inputs. The 8273 transmitter and receiver make data requests by raising the respective DRQ line. The CPU is interrupted by the 8259 and vectored to a data transfer routine. This routine either writes (for transmit) or reads (for receive) the 8273 using the respective TxDACK or RxDACK line. As in the case above, the DACK lines serve as "hard" chip selects into and out of the 8273. (TxDACK + WR writes data into the 8273 for transmit. RxDACK + RD reads data from the 8273 for receive.) The CPU is notified of operation completion and results by way of TxINT and RxINT lines. Using the 8273, and the 8259, in this way, provides a very effective, yet simple, interrupt-driven interface.

Figure 11 illustrates a system very similar to that described above. This system utilizes the 8273 in a non-DMA data transfer mode as opposed to the two DMA approaches shown in Figures 9 and 10. In the non-DMA case, data transfer requests are made on the TxINT and RxINT lines. The DRQ lines are not used. Data transfer requests are separated from result requests by a bit in

the Status register. Thus, in response to an interrupt, the CPU reads the Status register and branches to either a result or a data transfer routine based on the status of one bit. As before, data transfers are made via using the DACK lines as chip selects to the transmitter and receiver data registers.




Figure 10. Interrupt-Based DMA System




Figure 11. Non-DMA Interrupt-Driven System

Figure 12 illustrates the simplest system of all. This system utilizes polling for all data transfers and results. Since the interrupt pins are reflected in bits in the Status register, the software can read the Status register periodically looking for one of these to be set. If it finds an INT bit set, the appropriate Result Available bit is examined to determine if the "interrupt" is a data transfer or completion result. If a data transfer is called for, the DACK line is used to enter or read the data from the 8273. If the interrupt is a completion result, the appropriate result register is read to determine the good/bad completion of the operation.

The actual selection of either DMA or non-DMA modes is controlled by a command issued during initialization. This command is covered in detail during the software discussion.



# APPLICATIONS

The final block of the CPU module interface is the Data Bus Buffer. This block supplies the tri-state, bidirectional data bus interface to allow communication to and from the 8273.

## Modem Interface

As the name implies, the modem interface is the modem side of the 8273. It consists of two major blocks: the modem control block and the serial data timing block.

The modem control block provides both dedicated and user-defined modem control functions. All signals supported by this interface are active low so that EIA inverting drivers (MC1488) and inverting receivers (MC1489) may be used to interface to standard modems.

Port A is a modem control input port. Its representation on the data bus is shown in Figure 13. Bits  $D_0$  and  $D_1$  have dedicated functions.  $D_0$  reflects the logical state of the  $\overline{CTS}$  (Clear-to-Send) pin. [If  $\overline{CTS}$  is active (low),  $D_0$  is a 1.] This signal is used to condition the start of a transmission. The 8273 waits until  $\overline{CTS}$  is active before it starts transmitting a frame. While transmitting, if  $\overline{CTS}$  goes inactive, the frame is aborted and the CPU is interrupted. When the CPU reads the interrupt result, a  $\overline{CTS}$  failure is indicated.

$D_1$  reflects the logical state of the  $\overline{CD}$  (Carrier Detect) pin.  $\overline{CD}$  is used to condition the start of a frame reception.  $\overline{CD}$  must be active in time for a frame's address field. If  $\overline{CD}$  is lost (goes inactive) while receiving a frame, an interrupt is generated with a  $\overline{CD}$  failure result.  $\overline{CD}$  may go inactive between frames.

Bits  $D_2$  thru  $D_4$  reflect the logical state of the  $\overline{PA_2}$  thru  $\overline{PA_4}$  pins respectively. These inputs are user defined. The 8273 does not interrogate or manipulate these bits. Bits  $D_5$ ,  $D_6$ , and  $D_7$  are not used and each is read as a 1 for a Read Port A command.

Port B is a modem control output port. Its data bus representation is shown in Figure 14. As in Port A, the bit values represent the logical condition of the pins.  $D_0$  and  $D_5$  are dedicated function outputs.  $D_0$  represents the  $\overline{RTS}$  (Request-to-Send) pin.  $\overline{RTS}$  is normally used to notify the modem that the 8273 wishes to transmit. This function is handled automatically by the 8273. If  $\overline{RTS}$  is inactive (pin is high) when the 8273 is commanded to transmit, the 8273 makes it active and then waits for  $\overline{CTS}$  before transmitting the frame. One byte time after the end of the frame, the 8273 returns  $\overline{RTS}$  to its inactive state. However, if  $\overline{RTS}$  was active when a transmit command is issued, the 8273 leaves it active when the frame is complete.

Bit  $D_5$  reflects the state of the  $\overline{Flag Detect}$  pin. This pin is activated whenever an active receiver sees a flag character. This function is useful to activate a timer for line activity timeout purposes.

Bits  $D_1$  thru  $D_4$  provide four user-defined outputs. Pins  $\overline{PB_1}$  thru  $\overline{PB_4}$  reflect the logical state of these bits. The 8273 does not interrogate or manipulate these bits.  $D_6$  and  $D_7$  are not used. In addition to being able to output to Port B, Port B may be read using a Read Port B command. All Modem control output pins are forced high on

reset. (All commands mentioned in this section are covered in detail later.)

The final block to be covered is the serial data timing block. This block contains two sections: the serial data logic and the digital phase locked loop (DPLL).

Elements of the serial data logic section are the data pins,  $TxD$  (transmit data output) and  $RxD$  (receive data input), and the respective data clocks,  $\overline{TxC}$  and  $\overline{RxC}$ . The transmit and receive data is synchronized by the  $\overline{TxC}$  and  $\overline{RxC}$  clocks. Figure 15 shows the timing for these signals. The leading edge (negative transition) of  $\overline{TxC}$  generates new transmit data and the trailing edge (positive transition) of  $\overline{RxC}$  is used to capture the receive data.

It is possible to reconfigure this section under program control to perform diagnostic functions; both data and clock loopback are available. In data loopback mode, the  $TxD$  pin is internally routed to the  $RxD$  pin. This allows simple board checkout since the CPU can send an SDLC message to itself. (Note that transmitted data will still appear on the  $TxD$  pin.)




Figure 12. Polled System




Figure 13. Port A (Input) Bit Definition




Figure 14. Port B (Output) Bit Definition

# APPLICATIONS

When data loopback is utilized, the receiver may be presented incorrect sample timing (RxC) by the external circuitry. Clock loopback overcomes this problem by allowing the internal routing of TxC and RxC. Thus the same clock used to transmit the data is used to receive it. Examination of Figure 15 shows that this method ensures bit synchronism. The final element of the serial data logic is the Digital Phase Locked Loop.

The DPLL provides a means of clock recovery from the received data stream. This feature allows the 8273 to interface without external synchronizing logic to low cost asynchronous modems (modems which do not supply clocks). It also makes the problem of clock timing in loop configurations trivial.

To use the DPLL, a clock at 32 times the required baud rate must be supplied to the  $32 \times \text{CLK}$  pin. This clock provides the interval that the DPLL samples the received data. The DPLL uses the  $32 \times$  clock and the received data to generate a pulse at the DPLL output pin. This DPLL pulse is positioned at the nominal center of the received data bit cell. Thus the DPLL output may be wired to RxC and/or TxC to supply the data timing. The exact position of the pulse is varied depending on the line noise and bit distortion of the received data. The adjustment of the DPLL position is determined according to the rules outlined in Figure 16.

Adjustments to the sample phase of DPLL with respect to the received data is made in discrete increments. Referring to Figure 16, following the occurrence of DPLL pulse A, the DPLL counts  $32 \times \text{CLK}$  pulses and examines the received data for a data edge. Should no edge be detected in 32 pulses, the DPLL positions the next DPLL pulse (B) at 32 clock pulses from pulse A. Since no new phase information is contained in the data stream, the sample phase is assumed to be at nominal  $1 \times$  baud rate. Now assume a data edge occurs after

DPLL pulse B. The distance from B to the next pulse C is influenced according to which quadrant ( $A_1$ ,  $B_1$ ,  $B_2$ , or  $A_2$ ) the data edge falls in. (Each quadrant represents  $8 \times 32 \times \text{CLK}$  times.) For example, if the edge is detected in quadrant  $A_1$ , it is apparent that pulse B was too close to the data edge and the time to the next pulse must be shortened. The adjustment for quadrant  $A_1$  is specified as  $-2$ . Thus, the next DPLL pulse, pulse C, is positioned  $32 - 2$  or  $30 \times 32 \times \text{CLK}$  pulses following DPLL pulse B. This adjustment moves pulse C closer to the nominal bit center of the next received data cell. A data edge occurring in quadrant  $B_2$  would have caused the adjustment to be small, namely  $32 + 1$  or  $33 \times 32 \times \text{CLK}$  pulses. Using this technique, the DPLL pulse converges to the nominal bit center within 12 data transitions, worse case — 4-bit times adjusting through quadrant  $A_1$  or  $A_2$  and 8-bit times adjusting through  $B_1$  or  $B_2$ .




Figure 15. Transmit/Receive Timing




Figure 16. DPLL Phase Adjustments

## APPLICATIONS

When the receive data stream goes idle after 15 ones, DPLL pulses are generated at 32 pulse intervals of the 32x CLK. This feature allows the DPLL pulses to be used as both transmitter and receiver clocks.

In order to guarantee sufficient transitions of the received data to enable the DPLL to lock, NRZI encoding of the data is recommended. This ensures that, within a frame, data transitions occur at least every five bit times — the longest sequence of 1s which may be transmitted with zero bit insertion. It is also recommended that frames following a line idle be transmitted with pre-frame sync characters which provide a minimum of 12 transitions. This ensures that the DPLL is generating DPLL pulses at the nominal bit centers in time for the opening flag. (Two 00H characters meet this requirement by supplying 16 transitions with NRZI encoding. The 8273 contains a mode which supplies such a pre-frame sync.)

Figure 17 illustrates 8273 clock configurations using either synchronous or asynchronous modems. Notice how the DPLL output is used for both Tx $\bar{C}$  and Rx $\bar{C}$  in the asynchronous case. This feature eliminates the need for external clock generation logic where low cost asynchronous modems are used and also allows direct connection of 8273s for the ultimate in low cost data links. The configuration for loop applications is discussed in a following section.

This completes our discussion of the hardware aspects of the 8273. Its software aspects are now discussed.

### SOFTWARE ASPECTS OF THE 8273

The software aspects of the 8273 involve the communication of both commands from the CPU to the 8273 and the return of results of those commands from the 8273

to the CPU. Due to the internal processor architecture of the 8273, this CPU-8273 communication is basically a form of interprocessor communication. Such communication usually requires a form of protocol of its own. This protocol is implemented through use of handshaking supplied in the 8273 Status register. The bit definition of this register is shown in Figure 18.

**CBSY: Command Busy** — CBSY indicates when the 8273 is in the command phase. CBSY is set when the CPU writes a command into the Command register, starting the Command phase. It is reset when the last parameter is deposited in the Parameter register and accepted by the 8273, completing the Command phase.

**CBF: Command Buffer Full** — When set, this bit indicates that a byte is present in the Command register. This bit is normally not used.

**CPBF: Command Parameter Buffer Full** — This bit indicates that the Parameter register contains a parameter. It is set when the CPU deposits a parameter in the Parameter register. It is reset when the 8273 accepts the parameter.

**CRBF: Command Result Buffer Full** — This bit is set when the 8273 places a result from an immediate type command in the Result register. It is reset when the CPU reads the result from the Result register.

**RxINT: Receiver Interrupt** — The state of the RxINT pin is reflected by this bit. RxINT is set by the 8273 whenever the receiver needs servicing. RxINT is reset when the CPU reads the results or performs the data transfer.

**TxINT: Transmitter Interrupt** — This bit is identical to RxINT except action is initiated based on transmitter interrupt sources.





Figure 17. Serial Data Timing Configuration

## APPLICATIONS

**RxIRA: Receiver Interrupt Result Available** — RxIRA is set when the 8273 places an interrupt result byte into the RxI/R register. RxIRA is reset when the CPU reads the RxI/R register.

**TxIRA: Transmitter Interrupt Result Available** — TxIRA is the corresponding Result Available bit for the transmitter. It is set when the 8273 places an interrupt result byte in the TxI/R register and reset when the CPU reads the register.

The significance of each of these bits will be evident shortly. Since the software requirements of each 8273 phase are essentially independent, each phase is covered separately.




### Command Phase Software

Recalling the Command phase description in an earlier section, the CPU starts the Command phase by writing a command byte into the 8273 Command register. If further information about the command is required by the 8273, the CPU writes this information into the Parameter register. Figure 19 is a flowchart of the Command phase. Notice that the CBSY and CPBF bits of the Status register are used to handshake the command and parameter bytes. Also note that the chart shows that a command may not be issued if the Status register indicates the 8273 is busy (CBSY = 1). If a command is issued while CBSY = 1, the original command is overwritten and lost. (Remember that CBSY signifies the command phase is in progress and not the actual execution of the command.) The flowchart also includes a Parameter buffer full check. The CPU must wait until CPBF = 0 before writing a parameter to the Parameter register. If a parameter is issued while CPBF = 1, the previous parameter is overwritten and lost. An example of command output assembly language software is provided in Figure 20a. This software assumes that a command buffer exists in memory. The buffer is pointed at by the HL register. Figure 20b shows the command buffer structure.

The 8273 is a full duplex device, i.e., both the transmitter and receiver may be executing commands or passing interrupt results at any given time. (Separate Rx and Tx interrupt pins and result registers are provided for this reason.) However, there is only one Command register. Thus, the Command register must be used for only one command sequence at a time and the transmitter and receiver may never be simultaneously in a command

phase. A detailed description of the commands and their parameters is presented in a following section.




```

;FUNCTION: COMMAND DISPATCHER
;INPUTS: HL - COMMAND BUFFER ADDRESS
;OUTPUTS: NONE
;CALLS: NONE
;DESTROYS: A,B,H,L,F/F'S
;DESCRIPTION: CMDOUT ISSUES THE COMMAND + PARAMETERS
;IN THE COMMAND BUFFER POINTED AT BY HL
;
CMDOUT: LXI    H,CMBBUF;POINT HL AT BUFFER
        MOV    B,M    ;1ST ENTRY IS PAR. COUNT
        INX   H      ;POINT AT COMMAND BYTE
CMD1:  IN     STAT73 ;READ 8273 STATUS
        RLC    ;ROTATE CBSY INTO CARRY
        JC    CMD1  ;WAIT UNTIL CBSY=0
        MOV    A,M    ;MOVE COMMAND BYTE TO A
        OUT   COM73  ;PUT COMMAND IN COMMAND REG
CMD2:  MOV    A,B    ;GET PARAMETER COUNT
        ANA   A      ;TEST IF ZERO
        RZ     ;IF 0 THEN DONE
        INX   H      ;NOT DONE, SO POINT AT NEXT PAR
        DCR   B      ;DEC PARAMETER COUNT
CMD3:  IN     STAT73 ;READ 8273 STATUS
        ANI   CPBF  ;TEST CPBF BIT
        JNZ   CMD3  ;WAIT UNTIL CPBF IS 0
        MOV    A,M    ;GET PARAMETER FROM BUFFER
        OUT   PARM73 ;OUTPUT PAR TO PARAMETER REG
        JMP   CMD2  ;CHECK IF MORE PARAMETERS
    
```

Figure 20A. Command Phase Software

## APPLICATIONS



**Figure 20B. Command Buffer Format**

### Execution Phase Software

During the Execution phase, the operation specified by the Command phase is performed. If the system utilizes DMA for data transfers, there is no CPU involvement during this phase, so no software is required. If non-DMA data transfers are used, either interrupts or polling is used to signal a data transfer request.

For interrupt-driven transfers the 8273 raises the appropriate INT pin. When responding to the interrupt, the CPU must determine whether it is a data transfer request or an interrupt signaling that an operation is complete and results are available. The CPU determines the cause by reading the Status register and interrogating the associated IRA (Interrupt Result Available) bit (TxIRA for TxINT and RxIRA for RxINT). If the IRA = 0, the interrupt is a data transfer request. If the IRA = 1, an operation is complete and the associated Interrupt Result register must be read to determine the completion status (good/bad/etc.). A software interrupt handler implementing the above sequence is presented as part of the Result phase software.

When polling is used to determine when data transfers are required, the polling routine reads the Status register looking for one of the INT bits to be set. When a set INT bit is found, the corresponding IRA bit is examined. Like in the interrupt-driven case, if the IRA = 0, a data transfer is required. If IRA = 1, an operation is complete and the Interrupt Result register needs to be read. Again, example polling software is presented in the next section.

### Result Phase Software

During the Result phase the 8273 notifies the CPU of the outcome of a command. The Result phase is initiated by either a successful completion of an operation or an error detected during execution. Some commands such as reading or writing the I/O ports provide immediate results, that is, there is essentially no delay from the issuing of the command and when the result is available. Other commands such as frame transmit, take time to complete so their result is not available immediately. Separate result registers are provided to distinguish these two types of commands and to avoid interrupt handling for simple results.

Immediate results are provided in the Result register. Validity of information in this register is indicated to the CPU by way of the CRBF bit in the Status register. When the CPU completes the Command phase of an immediate command, it polls the Status register waiting until CRBF = 1. When this occurs, the CPU may read the

Result register to obtain the immediate result. The Result register provides only the results from immediate commands.

Example software for handling immediate results is shown in Figure 21. The routine returns with the result in the accumulator. The CPU then uses the result as is appropriate.

All non-immediate commands deal with either the transmitter or receiver. Results from these commands are provided in the TxI/R (Transmit Interrupt Result) and RxI/R (Receive Interrupt Result) registers respectively. Results in these registers are conveyed to the CPU by the TxIRA and RxIRA bits of the Status register. Results of non-immediate commands consist of one byte result interrupt code indicating the condition for the interrupt and, if required, one or more bytes supplying additional information. The interrupt codes and the meaning of the additional results are covered following the detailed command description.

Non-immediate results are passed to the CPU in response to either interrupts or polling of the Status register. Figure 22 illustrates an interrupt-driven result handler. (Please note that all of the software presented in this application note is not optimized for either speed or code efficiency. They are provided as a guide and to illustrate concepts.) This handler provides for interrupt-driven data transfers as was promised in the last section. Users employing DMA-based transfers do not need the lines where the IRA bit is tested for zero. (These lines are denoted by an asterisk in the comments column.) Note that the INT bit is used to determine when all results have been read. All results must be read. Otherwise, the INT bit (and pin) will remain high and further interrupts may be missed. These routines place the results in a result buffer pointed at by RCRBUF and TxRBUF.

A typical result handler for systems utilizing polling is shown in Figure 23. Data transfers are also handled by this routine. This routine utilizes the routines of Figure 22 to handle the results.

At this point, the reader should have a good conceptual feel about how the 8273 operates. It is now time for the particulars of each command to be discussed.

```

;FUNCTION: IMDRLT
;INPUTS: NONE
;OUTPUTS: RESULT REGISTER IN A
;CALLS: NONE
;DESTROYS: A,F,F'S
;DESCRIPTION: IMDRLT IS CALLED AFTER A CMDOUT FOR AN
;IMMEDIATE COMMAND TO READ THE RESULT REGISTER
;
IMDRLT: IN      STAT73 ;READ 8273 STATUS
        ANI     CRBF  ;TEST IF RESULT REG READY
        JZ     IMDRLT ;WAIT IF CRBF=0
        IN     RESL73 ;READ RESULT REGISTER
        RET    ;RETURN
    
```

**Figure 21. Immediate Result Handler**

# APPLICATIONS

```

;FUNCTION: RXI - INTERRUPT DRIVEN RESULT/DATA HANDLER
;INPUTS: RCRBUF, RCVPNT
;CALLS: NONE
;OUTPUTS: RCRBUF, RCVPNT
;DESTROYS: NOTHING
;DESCRIPTION: RXI IS ENTERED AT A RECEIVER INTERRUPT.
;THE INTERRUPT IS TESTED FOR DATA TRANSFER (IRA=0)
;OR RESULT (IRA=1). FOR DATA TRANSFER, THE DATA IS
;PLACED IN A BUFFER AT RCVNT. RESULTS ARE PLACED IN
;A BUFFER AT RCRBUF.
;A FLAG(RXFLAG) IS SET IF THE INTERRUPT WAS A RESULT.
;(DATA TRANSFER INSTRUCTIONS ARE DENOTED BY (*) AND
;MAYBE ELIMINATED BY USERS USING DMA.
;
RXI:   PUSH   H           ;SAVE HL
       PUSH   PSW        ;SAVE PSW
       PUSH   B           ;SAVE B
       IN     STAT73     ;(*) READ 8273 STATUS
       ANI    RXIRA     ;(*) TEST IRA BIT
       JZ     RXI2      ;(*) IF 0, DATA TRANSFER NEEDED
       LHLD  RCRBUF     ;GET RESULT BUFFER POINTER
       IN     STAT73     ;READ 8273 STATUS AGAIN
       ANI    RXINT     ;TEST INT BIT
       JZ     RXI4      ;IF 0, THEN DONE
       IN     STAT73     ;READ 8273 STATUS AGAIN
       ANI    RXIRA     ;TEST IRA AGAIN
       JZ     RXI1      ;LOOP UNTIL RESULT IS READY
       IN     RXIR73     ;READY, READ RXI/R
       MOV   M,A         ;STORE RESULT IN BUFFER
       INX  H           ;BUMP RESULT POINTER
       SHLD RCRBUF     ;RESTORE BUFFER POINTER
       JMP  RXI1        ;GO BACK TO SEE IF MORE
RXI2:  SHLD  RCVPNT     ;(*) GET DATA BUFFER POINTER
       IN   RCVDAT     ;(*) READ DATA VIA RXDACK
       MOV  M,A        ;(*) STORE DATA IN BUFFER
       INX H           ;(*) BUMP DATA POINTER
       JMP RXI3        ;(*) DONE
RXI4:  MVI  A,01H      ;SET RX FLAG TO SHOW COMPLETION
       STA RXFLAG     ;COMPLETION
RXI3:  POP  B           ;RESTORE BC
       POP  PSW        ;RESTORE PSW
       POP  H           ;RESTORE HL
       EI             ;ENABLE INTERRUPTS
       RET            ;DONE

```

Figure 22. Interrupt-Driven Result Handlers  
with Non-DMA Data Transfers

```

;FUNCTION: TXI - INTERRUPT DRIVEN RESULT/DATA HANDLER
;INPUTS: TXRBUF, TXPNT, TXFLAG
;OUTPUTS: TXRBUF, TXPNT, TXFLAG
;CALLS: NONE
;DESTROYS: NOTHING
;DESCRIPTION: TXI IS ENTERED AT A TRANSMITTER INTERRUPT.
;THE INTERRUPT IS TESTED BY WAY OF THE IRA BIT TO SEE
;IF A DATA TRANSFER OR RESULT COMPLETION HAS OCCURRED.
;FOR DATA TRANSFERS (IRA=0), THE DATA IS OBTAINED FROM
;A BUFFER LOCATION POINTED AT BY TXPNT. FOR COMPLETION,
;(IRA=1), THE RESULTS ARE READ AND PLACED AT A RESULT
;BUFFER POINTED AT BY TXRBUF, AND THE TXFLAG IS SET
;TO INDICATE TO THE MAIN PROGRAM THAT A OPERATION IS
;COMPLETE. TX OPERATIONS HAVE ONLY ONE RESULT.
;DATA TRANSFER INSTRUCTIONS ARE DENOTED BY (*). THESE
;MAYBE REMOVED BY USERS USING DMA.
;
TXI:   PUSH   H           ;SAVE HL
       PUSH   PSW        ;SAVE PSW
       IN     STAT73     ;(*) READ 8273 STATUS
       ANI    TXIRA     ;(*) TEST TXIRA BIT
       JZ     TXI2      ;(*) IF 0, DATA TRANSFER
       IN     TXIR73     ;L, THEN READ TXIR
       LHLD  TXRBUF     ;GET RESULT BUFFER POINTER
       MOV   M,A         ;STORE RESULT IN BUFFER
       INX  H           ;BUMP RESULT POINTER
       SHLD TXRBUF     ;RESTORE RESULT POINTER
       MVI  A,01H      ;SET TXFLAG TO SHOW COMPLETION
       STA  TXFLAG     ;SET FLAG
TXI1:  POP  PSW        ;RESTORE PSW
       POP  H           ;RESTORE HL
       EI             ;ENABLE INTERRUPTS
       RET            ;DONE
TXI2:  LHLD  TXPNT     ;(*) GET DATA POINTER
       MOV  A,M         ;(*) GET DATA FROM BUFFER
       OUT  TXDATA     ;(*) OUTPUT TO 8273 VIA TXDACK
       INX H           ;(*) BUMP DATA POINTER
       SHLD TXPNT     ;(*) RESTORE POINTER
       JMP  TXI1      ;(*) RETURN AFTER RESTORE

```

```

;FUNCTION: POLOP
;INPUTS: NONE
;OUTPUTS: C=0 (NO STATUS), =1 (RX COMPLETION),
;         =2 (TX COMPLETION), =3 (BOTH)
;CALLS: TXI, RXI
;DESTROYS: B,C
;DESCRIPTION: POLOP IS CALLED TO POLL THE 8273 FOR
;DATA TRANSFERS AND COMPLETION RESULTS. THE
;ROUTINES TXI AND RXI ARE USED FOR THE ACTUAL
;TRANSFERS AND BUFFER WORK. POLOP RETURNS
;THE STATUS OF THEIR ACTION.
;
POLOP: PUSH   PSW        ;SAVE PSW
       MVI   C,00H     ;CLEAR C
POLOP1: IN    STAT73     ;READ 8273 STATUS
       ANI   INT       ;ARE TXINT OR RXINT SET?
       JZ   PEXIT      ;NO, EXIT
       IN   STAT73     ;READ 8273 STATUS
       ANI  RXINT     ;TEST RX INT
       JNZ RXIC       ;YES, GO SERVICE RX
       CALL TXI       ;MUST BE TX, GO SERVICE IT
       LDA  TXFLAG    ;GET TX FLAG
       CPI  01H       ;WAS IT A COMPLETION? (01)
       JNZ PEXIT      ;NO, SO JUST EXIT
       INR  C         ;YES, UPDATE C
       JMP  POLOP1    ;TRY AGAIN
;
RXIC:  CALL  RXI      ;GO SERVICE RX
       LDA  RXFLAG   ;GET RX FLAG
       CPI  01H     ;WAS IT A COMPLETION? (01)
       JNZ PEXIT    ;NO, SO JUST EXIT
       INR  C       ;YES, UPDATE C
       JMP  POLOP1  ;TRY AGAIN
;
PEXIT: POP  PSW      ;RESTORE PSW
       RET   ;RETURN WITH COMP. STATUS IN C

```

Figure 23. Polling Result Handle

## 8273 COMMAND DESCRIPTION

In this section, each command is discussed in detail. In order to shorten the notation, please refer to the command key in Table 1. The 8273 utilizes five different command types: Initialization/Configuration, Receive, Transmit, Reset, and Modem Control.

### Initialization/Configuration Commands

The Initialization/Configuration commands manipulate registers internal to the 8273 that define the various operating modes. These commands either set or reset specified bits in the registers depending on the type of command. One parameter is required. Set commands perform a logical OR operation of the parameter (mask) and the internal register. This mask contains 1s where register bits are to be set. A 0 in the mask causes no change in the corresponding register bit. Reset commands perform a logical AND operation of the parameter (mask) and the internal register, i.e., the mask is 0 to reset a register bit and a 1 to cause no change. Before presenting the commands, the register bit definitions are discussed.

TABLE 1. COMMAND SUMMARY KEY

B <sub>0</sub> , B <sub>1</sub>	— LSB AND MSB OF RECEIVE BUFFER LENGTH
R <sub>0</sub> , R <sub>1</sub>	— LSB AND MSB OF RECEIVED FRAME LENGTH
L <sub>0</sub> , L <sub>1</sub>	— LSB AND MSB OF TRANSMIT FRAME LENGTH
A <sub>1</sub> , A <sub>2</sub>	— MATCH ADDRESSES FOR SELECTIVE RECEIVE
RIC	— RECEIVER INTERRUPT RESULT CODE
TIC	— TRANSMITTER INTERRUPT RESULT CODE
A	— ADDRESS FIELD OF RECEIVED FRAME
C	— CONTROL FIELD OF RECEIVED FRAME

## APPLICATIONS

### Operating Mode Register (Figure 24)

**D<sub>7</sub>-D<sub>6</sub>:** *Not Used* — These bits must not be manipulated by any command; i.e., D<sub>7</sub>-D<sub>6</sub> must be 0 for the Set command and 1 for the Reset command.

**D<sub>5</sub>:** *HDLC Abort* — When this bit is set, the 8273 will interrupt when 7 1s (HDLC Abort) are received by an active receiver. When reset, an SDLC Abort (8 1s) will cause an interrupt.

**D<sub>4</sub>:** *EOP Interrupt* — Reception of an EOP character (0 followed by 7 1s) will cause the 8273 to interrupt the CPU when this bit is set. Loop controller stations use this mode as a signal that a polling frame has completed the loop. No EOP interrupt is generated when this bit is reset.

**D<sub>3</sub>:** *Early Tx Interrupt* — This bit specifies when the transmitter should generate an end of frame interrupt. If this bit is set, an interrupt is generated when the last data character has been passed to the 8273. If the user software issues another transmit command within two byte times, the final flag interrupt does not occur and the new frame is transmitted with only one flag of separation. If this restriction is not met, more than one flag will separate the frames and a frame complete interrupt is generated after the closing flag. If the bit is reset, only the frame complete interrupt occurs. This bit, when set, allows a single flag to separate consecutive frames.

**D<sub>2</sub>:** *Buffered Address and Control* — When set, the address and control fields of received frames are buffered in the 8273 and passed to the CPU as results after a received frame interrupt (they are not transferred to memory with the information field). On transmit, the A and C fields are passed to the 8273 as parameters. This mode simplifies buffer management. When this bit is reset, the A and C fields are passed to and from memory as the first two data transfers.

**D<sub>1</sub>:** *Preframe Sync* — When set, the 8273 prefaces each transmitted frame with two characters before the opening flag. These two characters provide 16 transitions to allow synchronization of the opposing receiver. To guarantee 16 transitions, the two characters are 55H-55H for non-NRZI mode (see Serial I/O Register description) or 00H-00H for NRZI mode. When reset, no preframe characters are transmitted.

**D<sub>0</sub>:** *Flag Stream* — When set, the transmitter will start sending flag characters as soon as it is idle; i.e., immediately if idle when the command is issued or after a transmission if the transmitter is active when this bit is set. When reset, the transmitter starts sending Idle characters on the next character boundary if idle already, or at the end of a transmission if active.




Figure 24. Operating Mode Register

### Serial I/O Mode Register (Figure 25)

**D<sub>7</sub>-D<sub>3</sub>:** *Not Used* — These bits must be 0 for the Set command and 1 for the Reset command.

**D<sub>2</sub>:** *Data Loopback* — When set, transmitted data (TxD) is internally routed to the receive data circuitry. When reset, TxD and RxD are independent.

**D<sub>1</sub>:** *Clock Loopback* — When set,  $\overline{\text{TxC}}$  is internally routed to  $\overline{\text{RxC}}$ . When reset, the clocks are independent.

**D<sub>0</sub>:** *NRZI (Non-Return to Zero Inverted)* — When set, the 8273 assumes the received data is NRZI encoded, and NRZI encodes the transmitted data. When reset, the received and transmitted data are treated as a normal positive logic bit stream.

### Data Transfer Mode Register (Figure 26)

**D<sub>7</sub>-D<sub>1</sub>:** *Not Used* — These bits must be 0 for the Set command and 1 for the Reset command.

**D<sub>0</sub>:** *Interrupt Data Transfer* — When set, the 8273 will interrupt the CPU when data transfers are required (the corresponding IRA Status register bit will be 0 to signify a data transfer interrupt rather than a Result phase interrupt). When reset, 8273 data transfers are performed through DMA requests on the DRQ pins without interrupting the CPU.




Figure 25. Serial I/O Mode Register




Figure 26. Data Transfer Mode Register

# APPLICATIONS

## One Bit Delay Register (Figure 27)

- D<sub>7</sub>:** *One Bit Delay* — When set, the 8273 retransmits the received data stream one bit delayed. This mode is entered and exited at a received character boundary. When reset, the transmitted and received data are independent. This mode is utilized for loop operation and is discussed in a later section.
- D<sub>6</sub>-D<sub>0</sub>:** *Not Used* — These bits must be 0 for the Set command and 1 for the Reset command.




Figure 27. One Bit Delay Mode Register

Figure 28 shows the Set and Reset commands associated with the above registers. The mask which sets or resets the desired bits is treated as a single parameter. These commands do not interrupt nor provide results during the Result phase. After reset, the 8273 defaults to all of these bits reset.

REGISTER	COMMAND	HEX CODE	PARAMETER
ONE BIT DELAY MODE	SET	A4	SET MASK
	RESET	64	RESET MASK
DATA TRANSFER MODE	SET	97	SET MASK
	RESET	57	RESET MASK
OPERATING MODE	SET	91	SET MASK
	RESET	51	RESET MASK
SERIAL I/O MODE	SET	A0	SET MASK
	RESET	60	RESET MASK

Figure 28. Initialization/Configuration Command Summary

## Receive Commands

The 8273 supports three receive commands plus a receiver disable function.

## General Receive

When commanded to General Receive, the 8273 passes all frames either to memory (DMA mode) or to the CPU (non-DMA mode) regardless of the contents of the frame's address field. This command is used for primary and loop controller stations. Two parameters are required: B<sub>0</sub> and B<sub>1</sub>. These parameters are the LSB and MSB of the receiver buffer size. Giving the 8273 this extra information alleviates the CPU of the burden of checking for buffer overflow. The 8273 will interrupt the CPU if the received frame attempts to overflow the allotted buffer space.

## Selective Receive

In Selective Receive, two additional parameters besides B<sub>0</sub> and B<sub>1</sub> are required: A<sub>1</sub> and A<sub>2</sub>. These parameters are two address match bytes. When commanded to Selective Receive, the 8273 passes to memory or the CPU only those frames having an address field matching either A<sub>1</sub> or A<sub>2</sub>. This command is usually used for secondary stations with A<sub>1</sub> being the secondary address and A<sub>2</sub> is the "All Parties" address. If only one match byte is needed, A<sub>1</sub> and A<sub>2</sub> should be equal. As in General Receive, the 8273 counts the incoming data bytes and interrupts the CPU if B<sub>0</sub>, B<sub>1</sub> is exceeded.

## Selective Loop Receive

This command is very similar in operation to Selective Receive except that One Bit Delay mode must be set and that the loop is captured by placing transmitter in Flag Stream mode automatically after an EOP character is detected following a selectively received frame. The details of using the 8273 in loop configurations is discussed in a later section so please hold questions until then.

The handling of interrupt results is common among the three commands. When a frame is received without error, i.e., the FCS is correct and CD (Carrier Detect) was active throughout the frame or no attempt was made to overflow the buffer; the 8273 interrupts the CPU following the closing flag to pass the completion results. These results, in order, are the receiver interrupt result code (RIC), and the byte length of the information field of the received frame (R<sub>0</sub>, R<sub>1</sub>). If Buffered mode is selected, the address and control fields are passed as two additional results. If Buffered mode is not selected, the address and control fields are passed as the first two data transfers and R<sub>0</sub>, R<sub>1</sub> reflect the information field length plus two.

## Receive Disable

The receiver may also be disabled using the Receive Disable command. This command terminates any receive operation immediately. No parameters are required and no results are returned.

The details for the Receive command are shown in Figure 29. The interrupt result code key is shown in Figure 30. Some explanation of these result codes is appropriate.

The interrupt result code is the first byte passed to the CPU in the RxI/R register during the Result phase. Bits D<sub>4</sub>-D<sub>0</sub> define the cause of the receiver interrupt. Since each result code has specific implications, they are discussed separately below.

COMMAND	HEX CODE	PARAMETERS	RESULTS* RxI/R
GENERAL RECEIVE	C0	B <sub>0</sub> , B <sub>1</sub>	RIC, R <sub>0</sub> , R <sub>1</sub> , A, C
SELECTIVE RECEIVE	C1	B <sub>0</sub> , B <sub>1</sub> , A <sub>1</sub> , A <sub>2</sub>	RIC, R <sub>0</sub> , R <sub>1</sub> , A, C
SELECTIVE LOOP RECEIVE	C2	B <sub>0</sub> , B <sub>1</sub> , A <sub>1</sub> , A <sub>2</sub>	RIC, R <sub>0</sub> , R <sub>1</sub> , A, C
DISABLE RECEIVER	C5	NONE	NONE

\*A AND C ARE PASSED AS RESULTS ONLY IN BUFFERED MODE.

Figure 29. Receiver Command Summary



## APPLICATIONS

RIC D <sub>7</sub> -D <sub>0</sub>	RECEIVER INTERRUPT RESULT CODE	Rx STATUS AFTER INT
* 00000	A <sub>1</sub> MATCH OR GENERAL RECEIVE	ACTIVE
* 00001	A <sub>2</sub> MATCH	ACTIVE
000 00011	CRC ERROR	ACTIVE
000 00100	ABORT DETECTED	ACTIVE
000 00101	IDLE DETECTED	DISABLED
000 00110	EOP DETECTED	DISABLED
000 00111	FRAME < 32 BITS	ACTIVE
000 01000	DMA OVERRUN	DISABLED
000 01001	MEMORY BUFFER OVERFLOW	DISABLED
000 01010	CARRIER DETECT FAILURE	DISABLED
000 01011	RECEIVER INTERRUPT OVERRUN	DISABLED

*D <sub>7</sub> -D <sub>5</sub>	PARTIAL BYTE RECEIVED
111	ALL 8 BITS OF LAST BYTE
000	D <sub>0</sub>
100	D <sub>1</sub> -D <sub>0</sub>
010	D <sub>2</sub> -D <sub>0</sub>
110	D <sub>3</sub> -D <sub>0</sub>
001	D <sub>4</sub> -D <sub>0</sub>
101	D <sub>5</sub> -D <sub>0</sub>
011	D <sub>6</sub> -D <sub>0</sub>

Figure 30. Receiver Interrupt Result Codes (RIC)

The first two result codes result from the error-free reception of a frame. If the frame is received correctly after a General Receive command, the first result is returned. If either Selective Receive command was used (normal or loop), a match with A<sub>1</sub> generates the first result code and a match with A<sub>2</sub> generates the second. In either case, the receiver remains active after the interrupt; however, the internal buffer size counters are not reset. That is, if the receive command indicated 100 bytes were allocated to the receive buffer (B<sub>0</sub>, B<sub>1</sub>) and an 80-byte frame was received correctly, the maximum next frame size that could be received without recommanding the receiver (resetting B<sub>0</sub> and B<sub>1</sub>) is 20 bytes. Thus, it is common practice to recommand the receiver after each frame reception. DMA and/or memory pointers are usually updated at this time. (Note that users who do not wish to take advantage of the 8273's buffer management features may simply use B<sub>0</sub>, B<sub>1</sub> = 0FFH for each receive command. Then frames of 65K bytes may be received without buffer overflow errors.)

The third result code is a CRC error. This indicates that a frame was received in the correct format (flags, etc.); however, the received FCS did not check with the internally generated FCS. The frame should be discarded. The receiver remains active. (Do not forget that even though an error condition has been detected, all frame information up until that error has either been transferred to memory or passed to the CPU. This information should be invalidated. This applies to all receiver error conditions.) Note that the FCS, either transmitted or received, is never available to the CPU.

The Abort Detect result occurs whenever the receiver sees either an SDLC (8 1s) or an HDLC (7 1s), depending on the Operating Mode register. However, the intervening Abort character between a closing flag and an Idle does not generate an interrupt. If an Abort character (seen by an active receiver within a frame) is not preceded by a flag and is followed by an Idle, an interrupt will be generated for the Abort, followed by an Idle inter-

rupt one character time later. The Idle Detect result occurs whenever 15 consecutive 1s are received. After the Abort Detect interrupt, the receiver remains active. After the Idle Detect interrupt, the receiver is disabled and must be recommanded before further frames may be received.

If the EOP Interrupt bit is set in the Operating Mode register, the EOP Detect result is returned whenever an EOP character is received. The receiver is disabled, so the Idle following the EOP does not generate an Idle Detect interrupt.

The minimum number of bits in a valid frame between the flags is 32. Fewer than 32 bits indicates an error. If Buffered mode is selected, such frames are ignored, i.e., no data transfers or interrupts are generated. In non-Buffered mode, a < 32-bit frame generates an interrupt with the < 32-bit Frame result since data transfers may already have disturbed the 8257 or interrupt handler. The receiver remains active.

The DMA Overrun result results from the  $\overline{\text{DMA}}$  controller being too slow in extracting data from the 8273, i.e., the  $\overline{\text{RxDACK}}$  signal is not returned before the next received byte is ready for transfer. The receiver is disabled if this error condition occurs.

The Memory Buffer Overflow result occurs when the number of received bytes exceeds the receiver buffer length supplied by the B<sub>0</sub> and B<sub>1</sub> parameters in the receive command. The receiver is disabled.

The Carrier Detect Failure result occurs when the  $\overline{\text{CD}}$  pin goes high (inactive) during reception of a frame. The  $\overline{\text{CD}}$  pin is used to qualify reception and must be active by the time the address field starts to be received. If  $\overline{\text{CD}}$  is lost during the frame, a  $\overline{\text{CD}}$  Failure interrupt is generated and the receiver is disabled. No interrupt is generated if  $\overline{\text{CD}}$  goes inactive between frames.

If a condition occurs requiring an interrupt be generated before the CPU has finished reading the previous interrupt results, the second interrupt is generated after the current Result phase is complete (the RxINT pin and status bit go low then high). However, the interrupt result for this second interrupt will be a Receive Interrupt Overrun. The actual cause of the second interrupt is lost. One case where this may occur is at the end of a received frame where the line goes idle. The 8273 generates a received frame interrupt after the closing flag and then 15-bit times later, generates an Idle Detect interrupt. If the interrupt service routine is slow in reading the first interrupt's results, the internal RxI/R register still contains result information when the Idle Detect interrupt occurs. Rather than wiping out the previous results, the 8273 adds a Receive Interrupt Overrun result as an extra result. If the system's interrupt structure is such that the second interrupt is not acknowledged (interrupts are still disabled from the first interrupt), the Receive Interrupt Overrun result is read as an extra result, after those from the first interrupt. If the second interrupt is serviced, the Receive Interrupt Overrun is returned as a single result. (Note that the INT pins supply the necessary transitions to support a Program-

## APPLICATIONS

mable Interrupt Controller such as the Intel 8259. Each interrupt generates a positive-going edge on the appropriate INT pin and the high level is held until the interrupt is completely serviced.) In general, it is possible to have interrupts occurring at one character time intervals. Thus the interrupt handling software must have at least that much response and service time.

The occurrence of Receive Interrupt Overruns is an indication of marginal software design; the system's interrupt response and servicing time is not sufficient for the data rates being attempted. It is advisable to configure the interrupt handling software to simply read the interrupt results, place them into a buffer, and clear the interrupt as quickly as possible. The software can then examine the buffer for new results at its leisure, and take appropriate action. This can easily be accomplished by using a result buffer flag that indicates when new results are available. The interrupt handler sets the flag and the main program resets it once the results are retrieved.

Both SDLC and HDLC allow frames which are of arbitrary length (>32 bits). The 8273 handles this N-bit reception through the high order bits (D<sub>7</sub>-D<sub>5</sub>) of the result code. These bits code the number of valid received bits in the last received information field byte. This coding is shown in Figure 30. The high order bits of the received partial byte are indeterminate. [The address, control, and information fields are transmitted least significant bit (A<sub>0</sub>) first. The FCS is complemented and transmitted most significant bit first.]

### Transmit Commands

The 8273 transmitter is supported by three Transmit commands and three corresponding Abort commands.

### Transmit Frame

The Transmit Frame command simply transmits a frame. Four parameters are required when Buffered mode is selected and two when it is not. In either case, the first two parameters are the least and the most significant bytes of the desired frame length (L<sub>0</sub>, L<sub>1</sub>). In Buffered mode, L<sub>0</sub> and L<sub>1</sub> equal the length in bytes of the desired information field, while in the non-Buffered mode, L<sub>0</sub> and L<sub>1</sub> must be specified as the information field length plus two. (L<sub>0</sub> and L<sub>1</sub> specify the number of data transfers to be performed.) In Buffered mode, the address and control fields are presented to the transmitter as the third and fourth parameters respectively. In non-Buffered mode, the A and C fields must be passed as the first two data transfers.

When the Transmit Frame command is issued, the 8273 makes RTS (Request-to-Send) active (pin low) if it was not already. It then waits until CTS (Clear-to-Send) goes active (pin low) before starting the frame. If the Preframe Sync bit in the Operating Mode register is set, the transmitter prefaces two characters (16 transitions) before the opening flag. If the Flag Stream bit is set in the Operating Mode register, the frame (including Preframe Sync if selected) is started on a flag boundary. Otherwise the frame starts on a character boundary.

At the end of the frame, the transmitter interrupts the CPU (the interrupt results are discussed shortly) and returns to either Idle or Flag Stream, depending on the Flag Stream bit of the Operating Mode register. If  $\overline{\text{RTS}}$  was active before the transmit command, the 8273 does not change it. If it was inactive, the 8273 will deactivate it within one character time.

### Loop Transmit

Loop Transmit is similar to Frame Transmit (the parameter definition is the same). But since it deals with loop configurations, One Bit Delay mode must be selected.

If the transmitter is not in Flag Stream mode when this command is issued, the transmitter waits until after a received EOP character has been converted to a flag (this is done automatically) before transmitting. (The one bit delay is, of course, suspended during transmit.) If the transmitter is already in Flag Stream mode as a result of a selectively received frame during a Selective Loop Receive command, transmission will begin at the next flag boundary for Buffered mode or at the third flag boundary for non-Buffered mode. This discrepancy is to allow time for enough data transfers to occur to fill up the internal transmit buffer. At the end of a Loop Transmit, the One Bit Delay mode is re-entered and the flag stream mode is reset. More detailed loop operation is covered later.

### Transmit Transparent

The Transmit Transparent command enables the 8273 to transmit a block of raw data. This data is without SDLC protocol, i.e., no zero bit insertion, flags, or FCS. Thus it is possible to construct and transmit a Bi-Sync message for front-end processor switching or to construct and transmit an SDLC message with incorrect FCS for diagnostic purposes. Only the L<sub>0</sub> and L<sub>1</sub> parameters are used since there are not fields in this mode. (the 8273 does not support a Receive Transparent command.)

### Abort Commands

Each of the above transmit commands has an associated Abort command. The Abort Frame Transmit command causes the transmitter to send eight contiguous ones (no zero bit insertion) immediately and then revert to either idle or flag streaming based on the Flag Stream bit. (The 8 1s as an Abort character is compatible with both SDLC and HDLC.)

For Loop Transmit, the Abort Loop Transmit command causes the transmitter to send one flag and then revert to one bit delay. Loop protocol depends upon FCS errors to detect aborted frames.

The Abort Transmit Transparent simply causes the transmitter to revert to either idles or flags as a function of the Flag Stream mode specified.

The Abort commands require no parameters, however, they do generate an interrupt and return a result when complete.

A summary of the Transmit commands is shown in Figure 31. Figure 32 shows the various transmit interrupt result codes. As in the receiver operation, the transmitter generates interrupts based on either good

# APPLICATIONS

completion of an operation or an error condition to start the Result phase.

The Early Transmit Interrupt result occurs after the last data transfer to the 8273 if the Early Transmit Interrupt bit is set in the Operating Mode register. If the 8273 is commanded to transmit again within two character times, a single flag will separate the frames. (Buffered mode must be used for a single flag to separate the frames. If non-Buffered mode is selected, three flags will separate the frames.) If this time constraint is not met, another interrupt is generated and multiple flags or idles will separate the frames. The second interrupt is the normal Frame Transmit Complete interrupt. The Frame Transmit Complete result occurs at the closing flag to signify a good completion.

The DMA Underrun result is analogous to the DMA Overrun result in the receiver. Since SDLC does not support intraframe time fill, if the DMA controller or CPU does not supply the data in time, the frame must be aborted. The action taken by the transmitter on this error is automatic. It aborts the frame just as if an Abort command had been issued.

Clear-to-Send Error result is generated if CTS goes inactive during a frame transmission. The frame is aborted as above.

The Abort Complete result is self-explanatory. Please note however that no Abort Complete interrupt is generated when an automatic abort occurs. The next command type consists of only one command.

COMMAND	HEX CODE	PARAMETERS*	RESULTS Tx//R
TRANSMIT FRAME ABORT	C8	L <sub>0</sub> , L <sub>1</sub> , A, C	TIC
LOOP TRANSMIT ABORT	CA	L <sub>0</sub> , L <sub>1</sub> , A, C	TIC
TRANSMIT TRANSPARENT ABORT	CD	L <sub>0</sub> , L <sub>1</sub>	TIC
			IC

\*A AND C ARE PASSED AS PARAMETERS IN BUFFERED MODE ONLY.

Figure 31. Transmitter Command Summary

TIC D <sub>7</sub> -D <sub>0</sub>	TRANSMITTER INTERRUPT RESULT CODE	Tx STATUS AFTER INT
000 01100	EARLY Tx INTERRUPT	ACTIVE
000 01101	FRAME Tx COMPLETE	IDLE OR FLAGS
000 01110	DMA UNDERRUN	ABORT
000 01111	CLEAR TO SEND ERROR	ABORT
000 10000	ABORT COMPLETE	IDLE OR FLAGS

Figure 32. Transmitter Interrupt Result Codes

### Reset Command

The Reset command provides a software reset function for the 8273. It is a special case and does not utilize the normal command interface. The reset facility is provided in the Test Mode register. The 8273 is reset by simply outputting a 01H followed by a 00H to the Test Mode register. Writing the 01 followed by the 00 mimicks the action required by the hardware reset. Since the 8273 requires time to process the reset internally, at least 10 cycles of the  $\emptyset$ CLK clock must occur between the

writing of the 01 and the 00. The action taken is the same as if a hardware reset is performed, namely:

1. The modem control outputs are forced high inactive).
2. The 8273 Status register is cleared.
3. Any commands in progress cease.
4. The 8273 enters an idle state until the next command is issued.

### Modem Control Commands

The modem control ports were discussed earlier in the Hardware section. The commands used to manipulate these ports are shown in Figure 33. The Read Port A and Read Port B commands are immediate. The bit definition for the returned byte is shown in Figures 13 and 14. Do not forget that the returned value represents the logical condition of the pin, i.e., pin active (low) = bit set.

PORT	COMMAND	HEX CODE	PARAMETER	REG RESULT
A INPUT	READ	22	NONE	PORT VALUE
	READ	23	NONE	PORT VALUE
B OUTPUT	SET	A3	SET MASK	NONE
	RESET	63	RESET MASK	NONE

Figure 33. Modem Control Command Summary

The Set and Reset Port B commands are similar to the Initialization commands in that they use a mask parameter which defines the bits to be changed. Set Port B utilizes a logical OR mask and Reset Port B uses a logical AND mask. Setting a bit makes the pin active (low). Resetting the bit deactivates the pin (high).

To help clarify the numerous timing relationships that occur and their consequences, Figures 34 and 35 are provided as an illustration of several typical sequences. It is suggested that the reader go over these diagrams and re-read the appropriate part of the previous sections if necessary.

### HLDC CONSIDERATIONS

The 8273 supports HDLC as well as SDLC. Let's discuss how the 8273 handles the three basic HDLC/SDLC differences: extended addressing, extended control, and the 7 1s Abort character.

Recalling Figure 4A, HDLC supports an address field of indefinite length. The actual amount of extension used is determined by the least significant bit of the characters immediately following the opening flag. If the LSB is 0, more address field bytes follow. If the LSB is 1, this byte is the final address field byte. Software must be used to determine this extension.

If non-Buffered mode is used, the A, C, and I fields are in memory. The software must examine the initial characters to find the extent of the address field. If Buffered mode is used, the characters corresponding to the SDLC A and C fields are transferred to the CPU as interrupt results. Buffered mode assumes the two characters following the opening flag are to be transferred as interrupt results regardless of content or meaning. (The 8273

# APPLICATIONS

does not know whether it is being used in an SDLC or an HDLC environment.) In SDLC, these characters are necessarily the A and C field bytes, however in HDLC, their meaning may change depending on the amount of extension used. The software must recognize this and examine the transferred results as possible address field extensions.

Frames may still be selectively received as is needed for secondary stations. The Selective Receive command is still used. This command qualifies a frame reception on the first byte following the opening flag matching either of the  $A_1$  or  $A_2$  match byte parameters. While this does not allow qualification over the complete range of HDLC addresses, it does perform a qualification on the first address byte. The remaining address field bytes, if any, are then examined via software to completely qualify the frame.

Once the extent of the address field is found, the following bytes form the control field. The same LSB test used for the address field is applied to these bytes to determine the control field extension, up to two bytes maximum. The remaining frame bytes in memory represent the information field.

The Abort character difference is handled in the Operating Mode register. If the HDLC Abort Enable bit is set, the reception of seven contiguous ones by an active receiver will generate an Abort Detect interrupt rather than eight ones. (Note that both the HDLC Abort Enable bit and the EOP Interrupt bit must not be set simultaneously.)

Now let's move on to the SDLC loop configuration discussion.

## LOOP CONFIGURATION

Aside from use in the normal data link applications, the 8273 is extremely attractive in loop configuration due to the special frame-level loop commands and the Digital Phase Locked Loop. Toward this end, this section details the hardware and software considerations when using the 8273 in a loop application.

The loop configuration offers a simple, low-cost solution for systems with multiple stations within a small physical location, i.e., retail stores and banks. There are two primary reasons to consider a loop configuration. The interconnect cost is lower for a loop over a multi-point configuration since only one twisted pair or fiber optic cable is used. (The loop configuration does not support the passing of distinct clock signals from station to station.) In addition, loop stations do not need the intelligence of a multi-point station since the loop protocol is simpler. The most difficult aspects of loop station design are clock recovery and implementation of one bit delay (both are handled neatly by the 8273).

Figure 36 illustrates a typical loop configuration with one controller and two down-loop secondaries. Each station must derive its own data timing from the received data stream. Recalling our earlier discussion of the DPLL, notice that  $\overline{TxC}$  and  $\overline{RxC}$  clocks are provided by the DPLL output. The most difficult aspects of the secondaries is a simple, non-synchronized clock at 32 times the desired baud rate. The controller requires both  $32\times$  and  $1\times$  clocks. (The  $1\times$  is usually implemented by dividing the  $32\times$  clock with a 5-bit divider. However, there is no synchronism requirement between these clocks so any convenient implementation may be used.)




Figure 34. Sample Receiver Timing Diagrams

# APPLICATIONS






Figure 35. Sample Transmitter Timing Diagrams

## APPLICATIONS




Figure 36. SDLC Loop Application

A quick review of loop protocol is appropriate. All communication on the loop is controlled by the loop controller. When the controller wishes to allow the secondaries to transmit, it sends a polling frame (the control field contains a poll code) followed by an EOP (End-of-Poll) character. The secondaries use the EOP character to capture the loop and insert a response frame as will be discussed shortly.

The secondaries normally operate in the repeater mode, retransmitting received data with one bit time of delay. All received frames are repeated. The secondary uses the one bit time of delay to capture the loop.

When the loop is idle (no frames), the controller transmits continuous flag characters. This keeps transitions on the loop for the sake of down-loop phase locked loops. When the controller has a non-polling frame to transmit, it simply transmits the frame and continues to send flags. The non-polling frame is then repeated around the loop and the controller receives it to signify a complete traversal of the loop. At the particular secondary addressed by the frame, the data is transferred to memory while being repeated. Other secondaries simply repeat it.

If the controller wants to poll the secondaries, it transmits a polling frame followed by all 1s (no zero bit insertion). The final zero of the closing frame plus the first seven 1s form an EOP. While repeating, the secondaries monitor their incoming line for an EOP. When an EOP is received, the secondary checks if it has any response for the controller. If not, it simply continues repeating. If the secondary has a response, it changes the seventh EOP one into a zero (the one bit time of delay allows time for this) and repeats it, forming a flag for the down-loop stations. After this flag is transmitted,

the secondary terminates its repeater function and inserts its response frame (with multiple preceding flags if necessary). After the closing flag of the response, the secondary re-enters its repeater function, repeating the up-loop controller 1s. Notice that the final zero of the response's closing flag plus the repeated 1s from the controller form a new EOP for the next down-loop secondary. This new EOP allows the next secondary to insert a response if it desires. This gives each secondary a chance to respond.

Back at the controller, after the polling frame has been transmitted and the continuous 1s started, the controller waits until it receives an EOP. Receiving an EOP signifies to the controller that the original frame has propagated around the loop followed by any responses inserted by the secondaries. At this point, the controller may either send flags to idle the loop or transmit the next frame. Let's assume that the loop is implemented completely with the 8273s and describe the command flows for a typical controller and secondary.

The loop controller is initialized with commands which specify that the NRZI, Preframe Sync, Flag Stream, and EOP Interrupt modes are set. Thus, the controller encodes and decodes all data using NRZI format. Preframe Sync mode specifies that all transmitted frames be prefaced with 16 line transitions. This ensures that the minimum of 12 transitions needed by the DPLLs to lock after an all 1s line have occurred by the time the secondary sees a frame's opening flag. Setting the Flag Stream mode starts the transmitter sending flags which idles the loop. And the EOP Interrupt mode specifies that the controller processor will be interrupted whenever the active receiver sees an EOP, indicating the completion of a poll cycle.

When the controller wishes to transmit a non-polling frame, it simply executes a Frame Transmit command. Since the Flag Stream mode is set, no EOP is formed after the closing flag. When a polling frame is to be transmitted, a General Receive command is executed first. This enables the receiver and allows reception of all incoming frames; namely, the original polling frame plus any response frames inserted by the secondaries. After the General Receive command, the frame is transmitted with a Frame Transmit command. When the frame is complete, a transmitter interrupt is generated. The loop controller processor uses this interrupt to reset Flag Stream mode. This causes the transmitter to start sending all 1s. An EOP is formed by the last flag and the first 7 1s. This completes the loop controller transmit sequence.

At any time following the start of the polling frame transmission the loop controller receiver will start receiving frames. (The exact time difference depends, of course, on the number of down-loop secondaries due to each inserting one bit time of delay.) The first received frame is simply the original polling frame. However, any additional frames are those inserted by the secondaries. The loop controller processor knows all frames have been received when it sees an EOP Interrupt. This interrupt is generated by the 8273 since the EOP Interrupt mode was set during initialization. At this point, the transmitter may be commanded either to enter Flag

# APPLICATIONS

Stream mode, idling the loop, or to transmit the next frame. A flowchart of the above sequence is shown in Figure 37.

The secondaries are initialized with the NRZI and One Bit Delay modes set. This puts the 8273 into the repeater mode with the transmitter repeating the received data with one bit time of delay. Since a loop station cannot transmit until it sees and EOP character, any transmit command is queued until an EOP is received. Thus whenever the secondary wishes to transmit a response, a Loop Transmit command is issued. The 8273 then waits until it receives an EOP. At this point, the receiver changes the EOP into a flag, repeats it, resets One Bit Delay mode stopping the repeater function, and sets the transmitter into Flag Stream mode. This captures the loop. The transmitter now inserts its message. At the closing flag, Flag Stream mode is reset, and One Bit Delay mode is set, returning the 8273 to repeater function and forming an EOP for the next down-loop station. These actions happen automatically after a Loop Transmit command is issued.

When the secondary wants its receiver enabled, a Selective Loop Receive command is issued. The receiver then looks for a frame having a match in the Address field. Once such a frame is received, repeated, and transferred to memory, the secondary's processor is interrupted with the appropriate Match interrupt result and the 8273 continues with the repeater function until an EOP is received, at which point the loop is captured as above. The processor should use the interrupt to determine if it has a message for the controller. If it does, it simply issues a Loop Transmit command and things progress as above. If the processor has no message, the software must reset the Flag Stream mode bit in the Operating Mode register. This will inhibit the 8273 from capturing the loop at the EOP. (The match frame and the EOP may be separated in time by several frames depending on how many up-loop stations inserted messages of their own.) If the timing is such that the receiver has already captured the loop when the Flag Stream mode bit is reset, the mode is exited on a flag boundary and the frame just appears to have extra closing flags before the EOP. Notice that the 8273 handles the queuing of the transmit commands and the setting and resetting of the mode bits automatically. Figure 38 illustrates the major points of the secondary command sequence.




Figure 37. Loop Controller Flowchart




Figure 38. Loop Secondary Flowchart

## APPLICATIONS

When an off-line secondary wishes to come on-line, it must do so in a manner which does not disturb data on the loop. Figure 39 shows a typical hardware interface. The line labeled Port could be one of the 8273 Port B outputs and is assumed to be high (1) initially. Thus up-loop data is simply passed down-loop with no delay; however, the receiver may still monitor data on the loop. To come on-line, the secondary is initialized with only the EOP Interrupt mode set. The up-loop data is then monitored until an EOP occurs. At this point, the secondary's CPU is interrupted with an EOP interrupt. This signals the CPU to set One Bit Delay mode in the 8273 and then to set Port low (active). These actions switch the secondary's one bit delay into the loop. Since after the EOP only 1s are traversing the loop, no loop disturbance occurs. The secondary now waits for the next EOP, captures the loop, and inserts a "new on-line" message. This signals the controller that a new secondary exists and must be acknowledged. After the secondary receives its acknowledgement, the normal command flow is used.

It is hopefully evident from the above discussion that the 8273 offers a very simple and easy to implement solution for designing loop stations whether they are controllers or down-loop secondaries.




Figure 39. Loop Interface

### APPLICATION EXAMPLE

This section describes the hardware and software of the 8273/8085 system used to verify the 8273 implementation of SDLC on an actual IBM SDLC Link. This IBM link was gratefully volunteered by Raytheon Data Systems in Norwood, Mass. and I wish to thank them for their generous cooperation. The IBM system consisted of a 370 Mainframe, a 3705 Communications Processor, and a 3271 Terminal Controller. A Comlink II Modem supplied the modem interface and all communications took place at 4800 baud. In addition to observing correct responses, a Spectron D601B Datascope was used to verify the data exchanges. A block diagram of the system is shown in Figure 40. The actual verification was accomplished by the 8273 system receiving and responding to polls from the 3705. This method was used on both point-to-point and multi-point configurations. No attempt was made to implement any higher protocol software over that of the poll and poll responses since such software would not affect the verification of the 8273 implementation. As testimony to the ease of use of the 8273, the system worked on the first try.




Figure 40. Raytheon Block Diagram

An SDK-85 (System Design Kit) was used as the core 8085 system. This system provides up to 4K bytes of ROM/EPROM, 512 bytes of RAM, 76 I/O pins, plus two timers as provided in two 8755 Combination EPROM/I/O devices and two 8155 Combination RAM/I/O/Timer devices. In addition, 5 interrupt inputs are supplied on the 8085. The address, data, and control buses are buffered by the 8212 and 8216 latches and bidirectional bus drivers. Although it was not used in this application, an 8279 Display Driver/Keyboard Encoder is included to interface the on-board display and keyboard. A block diagram of the SDK-85 is shown in Figure 41. The 8273 and associated circuitry was constructed on the ample wire-wrap area provided for the user.

The example 8273/8085 system is interrupt-driven and uses DMA for all data transfers supervised by an 8257 DMA Controller. A 2400 baud asynchronous line, implemented with an 8251A USART, provides communication between the software and the user. 8253 Programmable Interval Timer is used to supply the baud rate clocks for the 8251A and 8273. (The 8273 baud rate clocks were used only during initial system debug. In actual operation, the modem supplied these clocks via the RS-232 Interface.) Two 2142 1K x 4 RAMs provided 512 bytes of transmitter and 512 bytes of receiver buffer memory. (Command and result buffers, plus miscellaneous variables are stored in the 8155s.) The RS-232 interface utilized MC1488 and MC1489 RS-232 drivers and receivers. The schematic of the system is shown in Figure 42.

One detail to note is the DMA and interrupt structure of the transmit and receive channels. In both cases, the receiver is always given the higher priority (8257 DMA channel 0 has priority over the remaining channels and the 8085 RST 7.5 interrupt input has priority over the RST 6.5 input.) Although the choice is arbitrary, this technique minimizes the chance that received data could be lost due to other processor or DMA commitments.

Also note that only one 8205 Decoder is used for both the peripherals' and the memory's Chip Selects. This was done to eliminate separate memory and I/O decoders since it was known beforehand that neither address space would be completely filled.

The 4 MHz crystal and 8224 Clock Generator were used only to verify that the 8273 operates correctly at that maximum spec speed. In a normal system, the 3.072 MHz clock from the 8085 would be sufficient. (This fact was verified during initial checkout.)



# APPLICATIONS




Figure 41. SDK-85 Functional Block Diagram




Figure 42. 8273/SDK-85 System

# APPLICATIONS

The software consists of the normal monitor program supplied with the SDK-85 and a program to input commands to the 8273 and to display results. The SDK-85 monitor allows the user to read and write on-board RAM, start execution at any memory location, to single-step through a program, and to examine any of the 8085's internal registers. The monitor drives either the on-board keyboard/LED display or a serial TTY interface. This monitor was modified slightly in order to use the 8251A with a 2400 baud CRT as opposed to the 110 baud normally used. The 8273 program implements monitor-like user interface. 8273 commands are entered by a two-character code followed by any parameters required by that command. When 8273 interrupts occur, the source of the interrupt is displayed along with any results associated with it. To gain a flavor of how the user/program interface operates, a sample output is shown in Figure 43. The 8273 program prompt character is a "-" and user inputs are underlined.

The "SO 05" implements the Set Operating Mode command with a parameter of 05H. This sets the Buffer and Flag Stream modes. "SS 01" sets the 8273 in NRZI mode using the Set Serial I/O Mode command. The next command specifies General Receiver with a receiver buffer size of 0100H bytes (B<sub>0</sub> = 00, B<sub>1</sub> = 01). The "TF" command causes the 8273 to transmit a frame containing an address field of C2H and control field of 11H. The information field is 001122. The "TF" command has a special format. The L<sub>0</sub> and L<sub>1</sub> parameters are computed from the number of information field bytes entered.

After the TF command is entered, the 8273 transmits the frame (assuming that the modem protocol is observed). After the closing flag, the 8273 interrupts the 8085. The 8085 reads the interrupt results and places them in a buffer. The software examines this buffer for new results and if new results exist, the source of the interrupt is displayed along with the results.

In this example, the 0DH result indicates a Frame Complete interrupt. There is only one result for a transmitter interrupt, the interrupt's trailing zero results were included to simplify programming.

The next event is a frame reception. The interrupt results are displayed in the order read from the 8273. The EOH indicates a General Receive interrupt with the last byte of the information field received on an 8-bit boundary. The 03 00 (R<sub>0</sub>, R<sub>1</sub>) results show that there are 3H bytes of information field received. The remaining two results indicate that the received frame had a C2H address field and a 34H control field. The 3 bytes of information field are displayed on the next line.

```

8273 MONITOR V1.2
- SO 05
- SS 01
- GR 00 01
- TF C2 11 00 11 22
-
TxINT  - 0D 00 00 00 00
RxINT  - E0 03 00 C2 34
FF EE DD
-
    
```

Figure 43. Sample 8273 Monitor I/O

Figures 44 through 51 show the flowcharts used for the 8273 program development. The actual program listing is included as Appendix A. Figure 44 is the main status poll loop. After all devices are initialized and a prompt character displayed, a loop is entered at LOOPIT. This loop checks for a change of status in the result buffer or if a keyboard character has been received by the 8251 or if a poll frame has been received. If any of these conditions are met, the program branches to the appropriate routine. Otherwise, the loop is traversed again.

The result buffer is implemented as a 255-byte circular buffer with two pointers: CNADR and LDADR. CNADR is the console pointer. It points to the next result to be displayed LDADR is the load pointer. It points to the next empty position in the buffer into which the interrupt handler places the next result. The same buffer is used for both transmitter and receiver results. LOOPIT examines these pointers to detect when CNADR is not equal to LDADR indicating that the buffer contains results which have not been displayed. When this occurs, the program branches to the DISPLY routine.

DISPLY determines the source of the undisplayed results by testing the first result. This first result is necessarily the interrupt result code. If this result is 0CH or greater, the result is from a transmitter interrupt. Otherwise it is from a receiver source. The source of the result code is then displayed on the console along with the next four results from the buffer. If the source was a transmitter interrupt, the routine merely repoints the pointer CNADR and returns to LOOPIT. For a receiver source, the receiver data buffer is displayed in addition to the receiver interrupt results before returning to LOOPIT.




Figure 44. Main Status Poll Loop

# APPLICATIONS




Figure 45. DISPLY Subroutine




Figure 46. GETCMD Subroutine




Figure 47. TF Subroutine




Figure 48. TxPOL Subroutine




Figure 49. COMM Subroutine with Command Buffer Format

## APPLICATIONS




Figure 50. TxI (Transmitter Interrupt) Routine

If the result buffer pointers indicate an empty buffer, the 8251A is polled for a keyboard character. If the 8251 has a character, GETCMD is called. There the character is read and checked if legal. Illegal characters simply cause a reprompt. Legal characters indicate the start of a command input. Most commands are organized as two characters signifying the command action; i.e., GR — General Receive. The software recognizes the two character command code and takes the appropriate action. For non-Transmit type commands, the hex equivalent of the command is placed in the C register and the number of parameters associated with that command is placed in the B register. The program then branches to the COMM routine.

The COMM routine builds the command buffer by reading the required number of parameters from the keyboard and placing them at the buffer pointed at by CMDBUF. The routine at COMM2 then issues this command buffer to the 8273.

If a Transmit type command is specified, the command buffer is set up similarly to the the COMM routine; however, since the information field data is entered from the keyboard, an intermediate routine, TF, is called. TF loads the transmit data buffer pointed at by TxBUF. It counts the number of data bytes entered and loads this number into the command buffer as L<sub>0</sub>, L<sub>1</sub>. The command is then issued to the 8273 by jumping to CMDOUT.

One command does not directly result in a command being issued to the 8273. This command, Z, operates a software flip-flop which selects whether the software will respond automatically to received polling frames. If

the Poll-Response mode is selected, the prompt character is changed to a '+'. If a frame is received which contains a prearranged poll control field, the memory location POLIN is made nonzero by the receiver interrupt handler. LOOPIT examines this location and if it is nonzero, causes a branch to the TxPOL routine. The TxPOL routine clears POLIN, sets a pointer to a special command buffer at CMDBUF1, and issues the command by way of the COMM2 entry in the COMM routine. The special command buffer contains the appropriate response frame for the poll frame received. These actions only occur when the Z command has changed the prompt to a '+'. If the prompt is normal '-', polling frames are displayed as normal frames and no response is transmitted. The Poll-Response mode was used during the IBM tests.




Figure 51. RxI (Receiver Interrupt) Routine

# APPLICATIONS

---

## APPENDIX A

## APPLICATIONS

---

The final two software routines are the transmitter and receiver interrupt handlers. The transmit interrupt handler, TxI, simply saves the registers on the stack and checks if loading the result buffer will fill it. If the result buffer will overflow, the program is exited and control is passed to the SDK-85 monitor. If not, the results are read from the TxI/R register and placed in the result buffer at LDADR. The DMA pointers are then reset, the registers restored, and interrupts enabled. Execution then returns to the pre-interrupt location.

The receiver interrupt handler, RxI, is only slightly more complex. As in TxI, the registers are saved and the possibility of overflowing the result buffer is examined. If the result buffer is not full, the results are read from RxI/R and placed in the buffer. At this point the prompt character is examined to see if the Poll-Response mode is selected. If so, the control field is compared with two possible polling control fields. If there is a match, the

special command buffer is loaded and the poll indicator, POLIN, is made nonzero. If no match occurred, no action is taken. Finally, the receiver DMA buffer pointers are reset, the processor status restored, and interrupts are enabled. The RET instruction returns execution to the pre-interrupt location.

This completes the discussion of the 8273/8085 system design.

### CONCLUSION

This application note has covered the 8273 in some detail. The simple and low cost loop configuration was explored. And an 8273/8085 system was presented as a sample design illustrating the DMA/interrupt-driven interface. It is hoped that the major features of the 8273, namely the frame-level command structure and the Digital Phase Locked Loop, have been shown to be a valuable asset in an SDLC system design.

# APPLICATIONS

## APPENDIX A

ASM80 :F1:RAYT73.SRC

ISIS-II 8080/8085 MACRO ASSEMBLER, X108      MODULE PAGE 1

LOC	OBJ	SEQ	SOURCE STATEMENT
		1	\$NOPAGING MOD85 NOCOND
0000		2	TRUE EQU 00H ;00 FOR RAYTHEON
		3	; ;FF FOR SELF-TEST
0000		4	TRUE1 EQU 00H ;00 FOR NORMAL RESPONSE
		5	; ;FF FOR LOOP RESPONSE
0000		6	DEN EQU 00H ;00 FOR NO DEMO
		7	; ;FF FOR DEMO
		8	; ;
		9	; ;
		10	GENERAL 8273 MONITOR WITH RAYTHEON POLL MODE ADDED
		11	; ;
		17	; ;
		18	; ;
		19	COMMAND SUPPORTED ARE: RS - RESET SERIAL I/O MODE
		20	; ; SS - SET SERIAL I/O MODE
		21	; ; RO - RESET OPERATING MODE
		22	; ; SO - SET OPERATING MODE
		23	; ; RD - RECEIVER DISABLE
		24	; ; GR - GENERAL RECEIVE
		25	; ; SR - SELECTIVE RECEIVE
		26	; ; TF - TRANSMIT FRAME
		27	; ; AF - ABORT FRAME
		28	; ; SP - SET PORT B
		29	; ; RP - RESET PORT B
		30	; ; RB - RESET ONE BIT DELAY (PAR = 7F)
		31	; ; SB - SET ONE BIT DELAY (PAR = 80)
		32	; ; SL - SELECTIVE LOOP RECEIVE
		33	; ; TL - TRANSMIT LOOP
		34	; ; Z - CHANGE MODES FLIP/FLOP
		38	; ;
		39	*****
		40	; ;
		41	NOTE: 'SET' COMMANDS IMPLEMENT LOGICAL 'OR' FUNCTIONS
		42	; ; 'RESET' COMMANDS IMPLEMENT LOGICAL 'AND' FUNCTIONS
		43	; ;
		44	*****
		45	; ;
		46	BUFFERED MODE MUST BE SELECTED WHEN SELECTIVE RECEIVE IS USED.
		47	; ;
		48	COMMAND FORMAT IS: 'COMMAND (2 LTRS)' 'PAR.#1' 'PAR.#2' ETC.
		49	; ;
		50	THE TRANSMIT FRAME COMMAND FORMAT IS: 'TF' 'A' 'C' 'BUFFER CONTENTS'.
		51	; ; NO LENGTH COUNT IS NEEDED. BUFFER CONTENTS IS ENDED WITH A CR.
		52	; ;
		53	*****
		54	; ;
		55	POLLED MODE: WHEN POLLED MODE IS SELECTED (DENOTED BY A '+' PROMPT), IF

## APPLICATIONS

```

56 ;           A SNRM-P OR RR(0)-P IS RECEIVED, A RESPONSE FRAME OF NSA-F
57 ;           OR RR(0)-F IS TRANSMITTED.  OTHER COMMANDS OPERATE NORMALLY.
62 ;
63 ; *****
64 ;
65 ; 8273 EQUATES
66 ;
0090          67 STAT73 EQU   90H           ; STATUS REGISTER
0090          68 COMM73 EQU  90H           ; COMMAND REGISTER
0091          69 PARM73 EQU  91H           ; PARAMETER REGISTER
0091          70 RESL73 EQU  91H           ; RESULT REGISTER
0092          71 TXIR73 EQU  92H           ; TX INTERRUPT RESULT REGISTER
0093          72 RXIR73 EQU  93H           ; RX INTERRUPT RESULT REGISTER
0092          73 TEST73 EQU  92H           ; TEST MODE REGISTER
0020          74 CPBF   EQU  20H           ; PARAMETER BUFFER FULL BIT
0004          75 TXINT  EQU  04H           ; TX INTERRUPT BIT IN STATUS REGISTER
0008          76 RXINT  EQU  08H           ; RX INTERRUPT BIT IN STATUS REGISTER
0001          77 TXIRA  EQU  01H           ; TX INT RESULT AVAILABLE BIT
0002          78 RXIRA  EQU  02H           ; RX INT RESULT AVAILABLE BIT
79 ;
80 ; 8253 EQUATES
81 ;
009B          82 MODE53 EQU  9BH           ; 8253 MODE WORD REGISTER
009C          83 CNT053 EQU  9CH           ; COUNTER 0 REGISTER
009D          84 CNT153 EQU  9DH           ; COUNTER 1 REGISTER
009E          85 CNT253 EQU  9EH           ; COUNTER 2 REGISTER
000C          86 COBR   EQU  000CH         ; CONSOLE BAUD RATE (2400)
0036          87 MDCNT0 EQU  36H           ; MODE FOR COUNTER 0
00B6          88 MDCNT2 EQU  0B6H         ; MODE FOR COUNTER 2
2017          89 LKBR1  EQU  2017H         ; 8273 BAUD RATE LSB ADR
2018          90 LKBR2  EQU  2018H         ; 8273 BAUD RATE MSB ADR
91 ;
92 ; BAUD RATE TABLE:           BAUD RATE           LKBR1   LKBR2
93 ;                               *****           *****   *****
94 ;                               9600              2E      00
95 ;                               4800              5C      00
96 ;                               2400              89      00
97 ;                               1200              72      01
98 ;                               600               E5      02
99 ;                               300               C9      05
100 ;
101 ;
102 ; 8257 EQUATES
103 ;
00A8          104 MODE57 EQU  0A8H         ; 8257 MODE PORT
00A0          105 CH0ADR EQU  0A0H         ; CH0 (RX) ADR REGISTER
00A1          106 CH0TC EQU  0A1H         ; CH0 TERMINAL COUNT REGISTER
00A2          107 CH1ADR EQU  0A2H         ; CH1 (TX) ADR REGISTER
00A3          108 CH1TC EQU  0A3H         ; CH1 TERMINAL COUNT REGISTER
00A8          109 STAT57 EQU  0A8H         ; STATUS REGISTER
8200          110 RXBUF  EQU  8200H         ; RX BUFFER START ADDRESS
8000          111 TXBUF  EQU  8000H         ; TX BUFFER START ADDRESS
0062          112 DRDMA  EQU  62H           ; DISABLE RX DMA CHANNEL, TX STILL ON
41FF          113 RXTC  EQU  41FFH         ; TERMINAL COUNT AND MODE FOR RX CHANNEL
0063          114 ENDMA  EQU  63H           ; ENABLE BOTH TX AND RX CHANNELS-EXT. WR, TX STOP
0061          115 DTDMA  EQU  61H           ; DISABLE TX DMA CHANNEL, RX STILL ON
81FF          116 TXTC  EQU  81FFH         ; TERMINAL COUNT AND MODE FOR TX CHANNEL
117 ;

```



## APPLICATIONS

```

118 ;8251A EQUATES
119 ;
0089 120 CNTL51 EQU 89H ;CONTROL WORD REGISTER
0089 121 STAT51 EQU 89H ;STATUS REGISTER
0088 122 TXD51 EQU 88H ;TX DATA REGISTER
0088 123 RXD51 EQU 88H ;RX DATA REGISTER
00CE 124 MDE51 EQU 0CEH ;MODE 16X2 STOP,NO PARITY
0027 125 CMD51 EQU 27H ;COMMAND, ENABLE TX&RX
0002 126 RDY EQU 02H ;R&RDY BIT
127 ;
128 ;MONITOR SUBROUTINE EQUATES
129 ;
061F 130 GETCH EQU 061FH ;GET CHR FROM KEYBOARD, ASCII IN CH
05F8 131 ECHO EQU 05F8H ;ECHO CHR TO DISPLAY
075E 132 VALDG EQU 075EH ;CHECK IF VALID DIGIT, CARRY SET IF VALID
0588 133 CNVBN EQU 0588H ;CONVERTS ASCII TO HEX
05EB 134 CRLF EQU 05EBH ;DISPLAY CR, HENCE LF TOO
06C7 135 NNOUT EQU 06C7H ;CONVERT BYTE TO 2 ASCII CHR AND DISPLAY
136 ;
137 ;MISC EQUATES
138 ;
2000 139 STKSR EQU 2000H ;STACK START
0003 140 CNTLC EQU 03H ;CNTL-C EQUIVALENT
0008 141 MONTR EQU 0008H ;MONITOR
2000 142 CNDBUF EQU 2000H ;START OF COMMAND BUFFER
2020 143 CNDBF1 EQU 2020H ;POLL MODE SPECIAL TX COMMAND BUFFER
0000 144 CR EQU 00H ;ASCII CR
000A 145 LF EQU 0AH ;ASCII LF
2004 146 RST75 EQU 2004H ;RST7.5 JUMP ADDRESS
20CE 147 RST65 EQU 20CEH ;RST6.5 JUMP ADDRESS
2010 148 LDADR EQU 2010H ;RESULT BUFFER LOAD POINTER STORAGE
2013 149 CNADR EQU 2013H ;RESULT BUFFER CONSOLE POINTER STORAGE
2800 150 RESBUF EQU 2800H ;RESULT BUFFER START - 255 BYTES
0093 151 SNRMP EQU 93H ;SNRM-P CONTROL CODE
0011 152 RR0P EQU 11H ;RR(0)-P CONTROL CODE
0073 153 NSAF EQU 73H ;NSA-F CONTROL CODE
0011 154 RR0F EQU 11H ;RR(0)-F CONTROL CODE
2015 155 PRMPT EQU 2015H ;PRMPT STORAGE
2016 156 POLIN EQU 2016H ;POLL MODE SELECTION INDICATOR
2027 157 DEMODE EQU 2027H ;DEMO MODE INDICATOR
161 ;
162 ;*****
163 ;
164 ;RAM STORAGE DEFINITIONS:
165 ; LOC DEF
166 ; --- ---
167 ; 2000-200F COMMAND BUFFER
168 ; 2010-2011 RESULT BUFFER LOAD POINTER
169 ; 2013-2014 RESULT BUFFER CONSOLE POINTER
170 ; 2015 PROMPT CHARACTER STORAGE
171 ; 2016 POLL MODE INDICATOR
172 ; 2017 BAUD RATE LSB FOR SELF-TEST
173 ; 2018 BAUD RATE MSB FOR SELF-TEST
177 ; 2019 SPARE
179 ; 2020-2026 RESPONSE COMMAND BUFFER FOR POLL MODE
180 ; 2800-28FF RESULT BUFFER
181 ;
182 ;*****

```

# APPLICATIONS

```

183 ;
184 ;PROGRAM START
185 ;
186 ;INITIALIZE 8253, 8257, 8251A, AND RESET 8273.
187 ;ALSO SET NORMAL MODE, AND PRINT SIGNON MESSAGE
188 ;
0900      189      ORG      900H
190
0000 310020 191 START: LXI    SP,STKSRT ;INITIALIZE SP
0003 3E36   192      MVI    A,MDCNT0 ;8253 MODE SET
0005 039B   193      OUT    MODE53 ;8253 MODE PORT
0007 3A1720 194      LDR    LKBR1 ;GET 8273 BAUD RATE LSB
000A 039C   195      OUT    CNT053 ;USING COUNTER 0 AS BAUD RATE GEN
000C 3A1820 196      LDR    LKBR2 ;GET 8273 BAUD RATE MSB
000F 039C   197      OUT    CNT053 ;COUNTER 0
0011 0D1A0B 198      CALL   RXDMA ;INITIALIZE 8257 RX DMA CHANNEL
0014 0D350B 199      CALL   TXDMA ;INITIALIZE 8257 TX DMA CHANNEL
0017 3E01   200      MVI    A,01H ;OUTPUT 1 FOLLOWED BY A 0
0019 0392   201      OUT    TEST73 ;TO TEST MODE REGISTER
001B 3E00   202      MVI    A,00H ;TO RESET THE 8273
001D 0392   203      OUT    TEST73
001F 3E2D   204      MVI    A,'-' ;NORMAL MODE PROMPT CHR
0021 321520 205      STA    PRMPT ;PUT IN STORAGE
0024 3E00   206      MVI    A,00H ;TX POLL RESPONSE INDICATOR
0026 321620 207      STA    POLIN ;0 MEANS NO SPECIAL TX
0029 322720 208      STA    DEMODE ;CLEAR DEMO MODE
002C 21A30C 212      LXI    H,SIGNON ;SIGNON MESSAGE ADR
002F 0D920C 213      CALL   TVMSG ;DISPLAY SIGNON
214 ;
215 ;MONITOR USES JUMPS IN RAM TO DIRECT INTERRUPTS
216 ;
0832 21D420 217      LXI    H,RST75 ;RST7.5 JUMP LOCATION USED BY MONITOR
0835 01000C 218      LXI    B,RXI ;ADDRESS OF RX INT ROUTINE
0838 36C3   219      MVI    M,0C3H ;LOAD 'JMP' OPCODE
083A 23     220      INX    H ;INC POINTER
083B 71     221      MOV    M,C ;LOAD RXI LSB
083C 23     222      INX    H ;INC POINTER
083D 70     223      MOV    M,B ;LOAD RXI MSB
083E 21CE20 224      LXI    H,RST65 ;RST6.5 JUMP LOCATION USED BY MONITOR
0841 01CE0C 225      LXI    B,TXI ;ADDRESS OF TX INT ROUTINE
0844 36C3   226      MVI    M,0C3H ;LOAD 'JMP' OPCODE
0846 23     227      INX    H ;INC POINTER
0847 71     228      MOV    M,C ;LOAD TXI LSB
0848 23     229      INX    H ;INC POINTER
0849 70     230      MOV    M,B ;LOAD TXI MSB
084A 3E18   231      MVI    A,18H ;GET SET TO RESET INTERRUPTS
084C 30     232      SIM    ;RESET INTERRUPTS
084D FB     233      EI ;ENABLE INTERRUPTS
234 ;
235 ;INITIALIZE BUFFER POINTER
236 ;
237 ;
084E 210028 238      LXI    H,RESBUF ;SET RESULT BUFFER POINTERS
0851 221320 239      SHLD   CNADR ;RESULT CONSOLE POINTER
0854 221020 240      SHLD   LDADR ;RESULT LOAD POINTER
241 ;
242 ;MAIN PROGRAM LOOP - CHECKS FOR CHANGE IN RESULT POINTERS, USART STATUS,
243 ; OR POLL STATUS

```

## APPLICATIONS

```

244 ;
0857 C0E805 245 CMDREC: CALL   CRLF           ; DISPLAY CR
085A 3A1520 246     LDA   PRMPT         ; GET CURRENT PROMPT CHR
085D 4F      247     MOV   C,A          ; MOVE TO C
085E C0F805 248     CALL  ECHO           ; DISPLAY IT
0861 2A1320 249 LOOPIT: LHL D  CNADR       ; GET CONSOLE POINTER
0864 7D      250     MOV   A,L          ; SAVE POINTER LSB
0865 2A1020 251     LHL D  LOADR        ; GET LOAD POINTER
0868 8D      252     CMP   L           ; SAME LSB?
0869 C2390A 253     JNZ   DISPY        ; NO, RESULTS NEED DISPLAYING
086C D889   254     IN    STAT51       ; YES, CHECK KEYBOARD
086E EA02   255     ANI   RDY          ; CHR RECEIVED?
0870 C27008 256     JNZ   GETCMD        ; MUST BE CHR SO GO GET IT
0873 3A1620 257     LDA   POLIN        ; GET POLL MODE STATUS
0876 A7      258     ANA   A           ; IS IT 0?
0877 C24009 259     JNZ   TXPOL        ; NO, THEN POLL OCCURRED
087A C36108 260     JMP   LOOPIT        ; YES, TRY AGAIN
266 ;
267 ;
268 ; COMMAND RECOGNIZER ROUTINE
269 ;
270 ;
087D C01F86 271 GETCMD: CALL   GETCH          ; GET CHR
0880 C0F805 272     CALL  ECHO           ; ECHO IT
0883 79      273     MOV   A,C          ; SETUP FOR COMPARE
0884 FE52   274     CPI   'R'          ; R?
0886 C0AF08 275     JZ    ROWN          ; GET MORE
0888 FE53   276     CPI   'S'          ; S?
088B C06708 277     JZ   SOWN          ; GET MORE
088E FE47   278     CPI   'G'          ; G?
0890 C0FF08 279     JZ   GOWN          ; GET MORE
0893 FE54   280     CPI   'T'          ; T?
0895 C08E09 281     JZ   TDWN          ; GET MORE
0898 FE41   282     CPI   'A'          ; A?
089A CA2209 283     JZ   ADWN          ; GET MORE
089D FE5A   284     CPI   'Z'          ; Z?
089F CA3109 285     JZ   CMODE        ; YES, GO CHANGE MODE
08A2 FE03   286     CPI   CNTLC        ; CNTL-C?
08A4 C08800 287     JZ   MONTOR        ; EXIT TO MONITOR
08A7 0E3F   288     ILLEG: MVI  C,'?'        ; PRINT ?
08A9 C0F805 289     CALL  ECHO           ; DISPLAY IT
08AC C35708 290     JMP   CMDREC        ; LOOP FOR COMMAND
295 ;
08AF C01F06 296 ROWN:  CALL   GETCH          ; GET NEXT CHR
08B2 C0F805 297     CALL  ECHO           ; ECHO IT
08B5 79      298     MOV   A,C          ; SETUP FOR COMPARE
08B6 FE4F   299     CPI   'O'          ; O?
08B8 C05D09 300     JZ   ROCHD        ; RO COMMAND
08BB FE53   301     CPI   'S'          ; S?
08BD C06709 302     JZ   RSCHD        ; RS COMMAND
08C0 FE44   303     CPI   'D'          ; D?
08C2 CA7109 304     JZ   RDCMD        ; RD COMMAND
08C5 FE50   305     CPI   'P'          ; P?
08C7 C08E09 306     JZ   RPCMD        ; RP COMMAND
08CA FE52   307     CPI   'R'          ; R?
08CC C08808 308     JZ   START        ; START OVER
08CF FE42   309     CPI   'B'          ; B?
08D1 CA7B09 310     JZ   RBCMD        ; RB COMMAND

```

# APPLICATIONS

0804 C3A708	311	JMP	ILLEG	; ILLEGAL. TRY AGAIN
	312			
0807 CD1F06	313	DOWN: CALL	GETCH	; GET NEXT CHR
080A CDF805	314	CALL	ECHO	; ECHO IT
080D 78	315	MOV	A, B	; SETUP FOR COMPARE
080E FE4F	316	CPI	'0'	; 0?
08E0 CAA609	317	JZ	SO CMD	; S0 COMMAND
08E3 FE53	318	CPI	'5'	; 5?
08E5 CAB009	319	JZ	SS CMD	; SS COMMAND
08E8 FE52	320	CPI	'R'	; R?
08EA CABA09	321	JZ	SR CMD	; SR COMMAND
08ED FE50	322	CPI	'P'	; P?
08EF CAE209	323	JZ	SP CMD	; SP COMMAND
08F2 FE42	324	CPI	'B'	; B?
08F4 C85509	325	JZ	SB CMD	; SB COMMAND
08F7 FE4C	326	CPI	'L'	; L?
08F9 C8F009	327	JZ	SL CMD	; SL COMMAND
08FC C3A708	328	JMP	ILLEG	; ILLEGAL. TRY AGAIN
	329			
08FF CD1F06	330	DOWN: CALL	GETCH	; GET NEXT CHR
0902 CDF805	331	CALL	ECHO	; ECHO IT
0905 78	332	MOV	A, B	; SETUP FOR COMPARE
0906 FE52	333	CPI	'R'	; R?
0908 CAC409	334	JZ	GR CMD	; GR COMMAND
090B C3A708	335	JMP	ILLEG	; ILLEGAL. TRY AGAIN
	336			
090E CD1F06	337	TOWN: CALL	GETCH	; GET NEXT CHR
0911 CDF805	338	CALL	ECHO	; ECHO IT
0914 78	339	MOV	A, B	; SETUP FOR COMPARE
0915 FE46	340	CPI	'F'	; F?
0917 CAE009	341	JZ	TF CMD	; TF COMMAND
091A FE4C	342	CPI	'L'	; L?
091C C89909	343	JZ	TL CMD	; TL COMMAND
091F C3A708	344	JMP	ILLEG	; ILLEGAL. TRY AGAIN
	345			
0922 CD1F06	346	DOWN: CALL	GETCH	; GET NEXT CHR
0925 CDF805	347	CALL	ECHO	; ECHO IT
0928 78	348	MOV	A, B	; SETUP FOR COMPARE
0929 FE46	349	CPI	'F'	; F?
092B CACE09	350	JZ	AF CMD	; AF COMMAND
092E C3A708	351	JMP	ILLEG	; ILLEGAL. TRY AGAIN
	352			
	353	; RESET POLL MODE RESPONSE - CHANGE PROMPT CHR AS INDICATOR		
	354			
0931 F3	355	MODE: DI		; DISABLE INTERRUPTS
0932 3A1520	356	LDA	PROMPT	; GET CURRENT PROMPT
0935 FE2D	357	CPI	'/'	; NORMAL MODE?
0937 C24309	358	JNZ	SW	; NO. CHANGE IT
093A 3E2B	359	MVI	A, '+'	; NEW PROMPT
093C 321520	360	STA	PROMPT	; STORE NEW PROMPT
093F FB	365	EI		; ENABLE INTERRUPTS
0940 C35708	366	JMP	CMDREC	; RETURN TO LOOP
0943 3E2D	367	SW: MVI	A, '/'	; NEW PROMPT CHR
0945 321520	368	STA	PROMPT	; STORE IT
0948 FB	369	EI		; ENABLE INTERRUPTS
0949 C35708	370	JMP	CMDREC	; RETURN TO LOOP
	371			
	372			

# APPLICATIONS

```

373 ; TRANSMIT ANSWER TO POLL SETUP
374 ;
094C 3E00 382 TXPOL: MVI A,00H ; CLEAR POLL INDICATOR
094E 321620 384 STA POLIN ; INDICATOR ADR
0951 216100 385 LXI H,LOOPIT ; SETUP STACK FOR COMMAND OUTPUT
0954 E5 386 PUSH H ; PUT RETURN TO CMDREC ON STACK
0955 0604 387 MVI B,04H ; GET # OF PARAMETERS READY
0957 212020 388 LXI H,CMDBF1 ; POINT TO SPECIAL BUFFER
095A C3FF00 389 JMP COMM2 ; JUMP TO COMMAND OUTPUTER
390 ;
391 ;
392 ;
393 ; COMMAND IMPLEMENTING ROUTINES
394 ;
395 ;
396 ; RO - RESET OPERATING MODE
397 ;
0950 0601 398 ROCMD: MVI B,01H ; # OF PARAMETERS
095F 0E51 399 MVI C,51H ; COMMAND
0961 CDE500 400 CALL COMM ; GET PARAMETERS AND ISSUE COMMAND
0964 C35700 401 JMP CMDREC ; GET NEXT COMMAND
402 ;
403 ; RS - RESET SERIAL I/O MODE COMMAND
404 ;
0967 0601 405 RSCMD: MVI B,01H ; # OF PARAMETERS
0969 0E60 406 MVI C,60H ; COMMAND
096B CDE500 407 CALL COMM ; GET PARAMETERS AND ISSUE COMMAND
096E C35700 408 JMP CMDREC ; GET NEXT COMMAND
409 ;
410 ; RD - RECEIVER DISABLE COMMAND
411 ;
0971 0600 412 ROCMD: MVI B,00H ; # OF PARAMETERS
0973 0EC5 413 MVI C,0C5H ; COMMAND
0975 CDE500 414 CALL COMM ; ISSUE COMMAND
0978 C35700 415 JMP CMDREC ; GET NEXT COMMAND
416 ;
417 ; RB - RESET ONE BIT DELAY COMMAND
418 ;
0976 0601 419 RBCMD: MVI B,01H ; # OF PARAMETERS
097D 0E54 420 MVI C,64H ; COMMAND
097F CDE500 421 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
0982 C35700 422 JMP CMDREC ; GET NEXT COMMAND
423 ;
424 ; SB - SET ONE BIT DELAY COMMAND
425 ;
0985 0601 426 SBCMD: MVI B,01H ; # OF PARAMETERS
0987 0EA4 427 MVI C,0A4H ; COMMAND
0989 CDE500 428 CALL COMM ; GET PARAMETER AND ISSUE COMMAND
098C C35700 429 JMP CMDREC ; GET NEXT COMMAND
430 ;
431 ; SL - SELECTIVE LOOP RECEIVE COMMAND
432 ;
098F 0604 433 SLCMD: MVI B,04H ; # OF PARAMETERS
0991 0EC2 434 MVI C,0C2H ; COMMAND
0993 CDE500 435 CALL COMM ; GET PARAMETERS AND ISSUE COMMAND
0996 C35700 436 JMP CMDREC ; GET NEXT COMMAND
437 ;
438 ; TL - TRANSMIT LOOP COMMAND

```

# APPLICATIONS

```

339 ;
0999 210020 440 TLCMD: LXI H,CNDBUF ;SET COMMAND BUFFER POINTER
099C 0602 441 MVI B,02H ;LOAD PARAMETER COUNTER
099E 36CA 442 MVI M,0CAH ;LOAD COMMAND INTO BUFFER
09A0 210220 443 LXI H,CNDBUF+2 ;POINT AT ADR AND CNTL POSITIONS
09A3 C3F609 444 JMP TFCMD1 ;FINISH OFF COMMAND IN TF ROUTINE
445 ;
446 ;SO - SET OPERATING MODE COMMAND
447 ;
09A6 0601 448 SOCMD: MVI B,01H ;# OF PARAMETERS
09A8 0E91 449 MVI C,91H ;COMMAND
09AA CDE50A 450 CALL COMM ;GET PARAMETER AND ISSUE COMMAND
09AD C35708 451 JMP CNDREC ;GET NEXT COMMAND
452 ;
453 ;SS - SET SERIAL I/O COMMAND
454 ;
09B0 0601 455 SSCMD: MVI B,01H ;# OF PARAMETERS
09B2 0EA0 456 MVI C,0A0H ;COMMAND
09B4 CDE50A 457 CALL COMM ;GET PARAMETER AND ISSUE COMMAND
09B7 C35708 458 JMP CNDREC ;GET NEXT COMMAND
459 ;
460 ;SR - SELECTIVE RECEIVE COMMAND
461 ;
09BA 0604 462 SRCMD: MVI B,04H ;# OF PARAMETERS
09BC 0EC1 463 MVI C,0C1H ;COMMAND
09BE CDE50A 464 CALL COMM ;GET PARAMETERS AND ISSUE COMMAND
09C1 C35708 465 JMP CNDREC ;GET NEXT COMMAND
466 ;
467 ;GR - GENERAL RECEIVE COMMAND
468 ;
09C4 0602 469 GRCMD: MVI B,02H ;NO PARAMETERS
09C6 0EC0 470 MVI C,0C0H ;COMMAND
09C8 CDE50A 471 CALL COMM ;ISSUE COMMAND
09CB C35708 472 JMP CNDREC ;GET NEXT COMMAND
473 ;
474 ;AF - ABORT FRAME COMMAND
475 ;
09CE 0600 476 AFCMD: MVI B,00H ;NO PARAMETERS
09D0 0ECC 477 MVI C,0CCH ;COMMAND
09D2 CDE50A 478 CALL COMM ;ISSUE COMMAND
09D5 C35708 479 JMP CNDREC ;GET NEXT COMMAND
480 ;
481 ;RP - RESET PORT COMMAND
482 ;
09D8 0601 483 RPCMD: MVI B,01H ;# OF PARAMETERS
09DA 0E63 484 MVI C,63H ;COMMAND
09DC CDE50A 485 CALL COMM ;GET PARAMETER AND ISSUE COMMAND
09DF C35708 486 JMP CNDREC ;GET NEXT COMMAND
487 ;
488 ;SP - SET PORT COMMAND
489 ;
09E2 0601 490 SPCMD: MVI B,01H ;# OF PARAMETERS
09E4 0EA3 491 MVI C,0A3H ;COMMAND
09E6 CDE50A 492 CALL COMM ;GET PARAMETER AND ISSUE COMMAND
09E9 C35708 493 JMP CNDREC ;GET NEX COMMAND
494 ;
495 ;TF - TRANSMIT FRAME COMMAND
496 ;

```

# APPLICATIONS

```

09EC 210020      497 TFCMD: LXI   H,CMDBUF      ;SET COMMAND BUFFER POINTER
09EF 0602      498      MVI   B,02H          ;LOAD PARAMETER COUNTER
09F1 36C8      499      MVI   M,0C8H        ;LOAD COMMAND INTO BUFFER
09F3 210220      500      LXI   H,CMDBUF+2      ;POINT AT ADR AND CNTL POSITIONS
09F6 78        501 TFCMD1: MOV   A,B          ;TEST PARAMETER COUNT
09F7 A7        502      ANA   A            ;IS IT 0?
09F8 CA070A      503      JZ    TBUFFL        ;YES, LOAD TX DATA BUFFER
09FB CAD00A      504      CALL  PARIN        ;GET PARAMETER
09FE DAA708      505      JC    ILLEG        ;ILLEGAL CHR RETURNED
0A01 23        506      INX   H            ;INC COMMAND BUFFER POINTER
0A02 05        507      DCR   B            ;DEC PARAMETER COUNTER
0A03 77        508      MOV   M,A          ;LOAD PARAMETER INTO COMMAND BUFFER
0A04 C3F609      509      JMP   TFCMD1       ;GET NEXT PARAMETER
                    510
0A07 21000A      511 TBUFFL: LXI   H, TXBUF        ;LOAD TX DATA BUFFER POINTER
0A0A 010000      512      LXI   B,0000H        ;CLEAR BC - BYTE COUNTER
0A0D C5        513 TBUFFL1: PUSH  B          ;SAVE BYTE COUNTER
0A0E CAD00A      514      CALL  PARIN        ;GET DATA, ALIAS PARAMETER
0A11 DA1B0A      515      JC    ENDCBK        ;MAYBE END IF ILLEGAL
0A14 77        516      MOV   M,A          ;LOAD DATA BYTE INTO BUFFER
0A15 23        517      INX   H            ;INC BUFFER POINTER
0A16 C1        518      POP   B            ;RESTORE BYTE COUNTER
0A17 03        519      INX   B            ;INC BYTE COUNTER
0A18 C30D0A      520      JMP   TBUFFL1       ;GET NEXT DATA
0A1B FE0D      521 ENDCBK: CPI   CR          ;RETURNED ILLEGAL CHR CR?
0A1D CA240A      522      JZ    TBUFFL        ;YES, THEN TX BUFFER FULL
0A20 C1        523      POP   B            ;RESTORE B TO SAVE STACK
0A21 C3A708      524      JMP   ILLEG        ;ILLEGAL CHR
0A24 C1        525 TBUFFL: POP   B            ;RESTORE BYTE COUNTER
0A25 210120      526      LXI   H,CMDBUF+1      ;POINT INTO COMMAND BUFFER
0A28 71        527      MOV   M,C          ;STORE BYTE COUNT LSB
0A29 23        528      INX   H            ;INC POINTER
0A2A 70        529      MOV   M,B          ;STORE BYTE COUNT MSB
0A2B 0604      530      MVI   B,04H          ;LOAD PARAMETER COUNT INTO B
0A2D 21360A      531      LXI   H,TFRET        ;GET RETURN ADR FOR THIS ROUTINE
0A30 C5        532      PUSH  B            ;PUSH QNCE
0A31 E3        533      XTHL        ;PUT RETURN ON STACK
0A32 C5        534      PUSH  B            ;PUSH IT SO CMDOUT CAN USE IT
0A33 C3FB0A      535      JMP   CMDOUT        ;ISSUE COMMAND
0A36 C35708      536 TFRET: JMP   CMDREC        ;GET NEXT COMMAND
                    537 ;
                    538 ;
539 ;ROUTINE TO DISPLAY RESULT IN RESULT BUFFER WHEN LOAD AND CONSOLE
540 ;POINTERS ARE DIFFERENT.
541 ;
542 ;
0A39 1605      543 DISPY: MVI   D,05H          ;D IS RESULT COUNTER
0A3B 2A1320      544      LHL  CNADR        ;GET CONSOLE POINTER
0A3E E5        545      PUSH  H            ;SAVE IT
0A3F 7E        546      MOV   A,M          ;GET RESULT IC
0A40 E61F      547      ANI   1FH          ;LIMIT TO RESULT CODE
0A42 FE0C      548      CPI   0CH          ;TEST IF RX OR TX SOURCE
0A44 DA620A      549      JC    RXSORC        ;CARRY, THEN RX SOURCE
0A47 21C30C      550 TXSORC: LXI   H, TXMSG      ;TX INT MESSAGE
0A4A CD920C      551      CALL  TVMSG        ;DISPLAY IT
0A4D E1        552 DISPY2: POP   H            ;RESTORE CONSOLE POINTER
0A4E 7E        553 DISPY1: MOV   A,M          ;GET RESULT
0A4F CDC706      554      CALL  NADOUT        ;CONVERT AND DISPLAY

```

## APPLICATIONS

```

0A52 0E20      555      MVI    C, ' '      ; SP CHR
0A54 CDF805    556      CALL   ECHO        ; DISPLAY IT
0A57 2C        557      INR    L           ; INC BUFFER POINTER
0A58 15        558      DCR    D           ; DEC RESULT COUNTER
0A59 C24E0A    559      JNZ   DISPY1      ; NOT DONE
0A5C 221320    560      SHLD  CNADR       ; UPDATE CONSOLE POINTER
0A5F C35708    561      JMP   CMDREC      ; RETURN TO LOOP
562 ;
563 ;
564 ; RECEIVER SOURCE - DISPLAY RESULTS AND RECEIEV BUFFER CONTENTS
565 ;
566 ;
0A62 21B80C    567  RXSORC: LXI    H, RXMSG      ; RX INT MESSAGE ADR
0A65 CD920C    568      CALL  TYMSG      ; DISPLAY MESSAGE
0A68 E1        569      POP   H           ; RESTORE CONSOLE POINTER
0A69 7E        570  RXS1:  MOV   A, M         ; RETRIEVE RESULT FROM BUFFER
0A6A CDC706    571      CALL  NMOUT      ; CONVERT AND DISPLAY IT
0A6D 0E20      572      MVI    C, ' '      ; ASCII SP
0A6F CDF805    573      CALL  ECHO        ; DISPLAY IT
0A72 2C        574      INR    L           ; INC CONSOLE POINTER
0A73 15        575      DCR    D           ; DEC RESULT COUNTER
0A74 7A        576      MOV   A, D        ; GET SET TO TEST COUNTER
0A75 FE04      577      CPI   04H        ; IS THE RESULT R0?
0A77 CA920A    578      JZ    R0PT       ; YES, GO SAVE IT
0A7A FE03      579      CPI   03H        ; IS THE RESULT R1?
0A7C CA970A    580      JZ    R1PT       ; YES, GO SAVE IT
0A7F A7        581  RXS2:  ANA    A           ; TEST RESULT COUNTER
0A80 C2690A    582      JNZ   RXS1       ; NOT DONE YET, GET NEXT RESULT
0A83 221320    583      SHLD  CNADR      ; DONE, SO UPDATE CONSOLE POINTER
0A86 CDEB05    584      CALL  CRLF       ; DISPLAY CR
0A89 210082    585      LXI    H, RXBUF   ; POINT AT RX BUFFER
0A8C C1        586      POP   B           ; RETRIEVE RECEIVED COUNT
0A8D 78        587  RXS3:  MOV   A, B         ; IS COUNT 0?
0A8E B1        588      ORA   C           ;
0A8F CA5708    589      JZ    CMDREC     ; YES, GO BACK TO LOOP
0A92 7E        590      MOV   A, M        ; NO, GET CHR
0A93 C5        591      PUSH  B           ; SAVE BC
0A94 CDC706    592      CALL  NMOUT      ; CONVERT AND DISPLAY CHR
0A97 0E20      593      MVI    C, ' '      ; ASCII SP
0A99 CDF805    594      CALL  ECHO        ; DISPLAY IT TO SEPARATE DATA
0A9C C1        595      POP   B           ; RESTORE BC
0A9D 0B        596      DCX  B           ; DEC COUNT
0A9E 23        597      INX  H           ; INC POINTER
0A9F C38D0A    598      JMP   RXS3       ; GET NEXT CHR
599 ;
0AA2 4E        600  R0PT:  MOV   C, M         ; GET R0 FOR RESULT BUFFER
0AA3 C5        601      PUSH  B           ; SAVE IT
0AA4 C37F0A    602      JMP   RXS2       ; RETURN
603 ;
0AA7 C1        604  R1PT:  POP   B           ; GET R0
0AA8 46        605      MOV   B, M        ; GET R1 FOR RESULT BUFFER
0AA9 C5        606      PUSH  B           ; SAVE IT
0AAA C37F0A    607      JMP   RXS2       ;
608 ;
609 ;
610 ;
611 ; PARAMETER INPUT - PARAMETER RETURNED IN E REGISTER
612 ;

```



# APPLICATIONS

```

613 ;
0A8D C5      614 PARIN: PUSH  B           ;SAVE BC
0A8E 1601    615      MVI  D,01H      ;SET CHR COUNTER
0A80 CD1F06  616      CALL  GETCH      ;GET CHR
0A83 CDF805  617      CALL  ECHO       ;ECHO IT
0A86 79     618      MOV   A,C         ;PUT CHR IN A
0A87 FE20    619      CPI   ' '         ;SP?
0A89 C2E00A  620      JNZ  PARIN1     ;NO, ILLEGAL, TRY AGAIN
0A8C CD1F06  621 PARIN3: CALL  GETCH      ;GET CHR OF PARAMETER
0A8F CDF805  622      CALL  ECHO       ;ECHO IT
0A92 CD5E07  623      CALL  VALDG     ;IS IT A VALID CHR?
0A95 D2E00A  624      JNC  PARIN1     ;NO, TRY AGAIN
0A98 CDBB05  625      CALL  CNVBN     ;CONVERT IT TO HEX
0A9B 4F     626      MOV   C,A         ;SAVE IT IN C
0A9C 7A     627      MOV   A,D         ;GET CHR COUNTER
0A9D A7     628      ANA   A           ;IS IT 0?
0A9E CADD0A  629      JZ   PARIN2     ;YES, DONE WITH THIS PARAMETER
0AD1 15     630      DCR  D           ;DEC CHR COUNTER
0AD2 AF     631      XRA  A           ;CLEAR CARRY
0AD3 79     632      MOV   A,C         ;RECOVER 1ST CHR
0AD4 17     633      RAL  ;           ;ROTATE LEFT 4 PLACES
0AD5 17     634      RAL  ;
0AD6 17     635      RAL  ;
0AD7 17     636      RAL  ;
0AD8 5F     637      MOV   E,A         ;SAVE IT IN E
0AD9 C3BC0A  638      JMP  PARIN3     ;GET NEXT CHR
0ADC 79     639 PARIN2: MOV  A,C         ;2ND CHR IN A
0ADD B3     640      ORA  E           ;COMBINE BOTH CHRS
0ADE C1     641      POP  B           ;RESTORE BC
0ADF C9     642      RET  ;           ;RETURN TO CALLING PROGRAM
0AE0 79     643 PARIN1: MOV  A,C         ;PUT ILLEGAL CHR IN A
0AE1 37     644      STC  ;           ;SET CARRY AS ILLEGAL STATUS
0AE2 C1     645      POP  B           ;RESTORE BC
0AE3 C9     646      RET  ;           ;RETURN TO CALLING PROGRAM
647 ;
648 ;
649 ;JUMP HERE IF BUFFER FULL
650 ;
0AE4 CF     651 BUFFUL: DB   0CFH      ;EXIT TO MONITOR
652 ;
653 ;
654 ;COMMAND DISPATCHER
655 ;
656 ;
0AE5 210020  657 COMM: LXI  H,CMDBUF   ;SET POINTER
0AE8 C5     658      PUSH B           ;SAVE BC
0AE9 71     659      MOV  M,C         ;LOAD COMMAND INTO BUFFER
0AEA 78     660 COMM1: MOV  A,B         ;CHECK PARAMETER COUNTER
0AEB A7     661      ANA  A           ;IS IT 0?
0AEC CAFB0A  662      JZ   CMDOUT     ;YES, GO ISSUE COMMAND
0AEF CDAD0A  663      CALL PARIN      ;GET PARAMETER
0AF2 DAA708  664      JC   ILLEG     ;ILLEGAL CHR RETURNED
0AF5 23     665      INX  H           ;INC BUFFER POINTER
0AF6 05     666      DCR  B           ;DEC PARAMETER COUNTER
0AF7 77     667      MOV  M,A         ;PARAMETER TO BUFFER
0AF8 C3EA0A  668      JMP  COMM1     ;GET NEXT PARAMETER
0AFB 210020  669 CMDOUT: LXI  H,CMDBUF   ;REPOINT POINTER
0AFE C1     670      POP  B           ;RESTORE PARAMETER COUNT

```

## APPLICATIONS

```

08FF 0890      671 COMM2: IN      STAT73      ; READ 8273 STATUS
0801 07        672      RLC          ; ROTATE CBSY INTO CARRY
0802 0AFF0A    673      JC           COMM2       ; WAIT FOR OK
0805 7E        674      MOV      A,M      ; OK, MOVE COMMAND INTO A
0806 0390      675      OUT     COMM73     ; OUTPUT COMMAND
0808 78        676 PAR1:  MOV      A,B      ; GET PARAMETER COUNT
0809 A7        677      ANA      A          ; IS IT 0?
080A C8        678      RZ           ; YES, DONE, RETURN
080B 23        679      INX      H          ; INC COMMAND BUFFER POINTER
080C 05        680      DCR      B          ; DEC PARAMETER COUNT
080D 0890      681 PAR2:  IN      STAT73     ; READ STATUS
080F E620      682      ANI      CPBF       ; IS CPBF BIT SET?
0811 C2000B    683      JNZ     PAR2       ; WAIT TIL ITS 0
0814 7E        684      MOV      A,M      ; OK, GET PARAMETER FROM BUFFER
0815 0391      685      OUT     PARM73     ; OUTPUT PARAMETER
0817 C3080B    686      JMP      PAR1       ; GET NEXT PARAMETER
687 ;
688 ;
689 ; INITIALIZE AND ENABLE RX DMA CHANNEL
690 ;
691 ;
081A 3E62      692 RxDMA:  MVI      A,DRDMA     ; DISABLE RX DMA CHANNEL
081C 03A8      693      OUT     MODE57     ; 8257 MODE PORT
081E 010002    694      LXI      B,RXBUF     ; RX BUFFER START ADDRESS
0821 79        695      MOV      A,C          ; RX BUFFER LSB
0822 03A0      696      OUT     CH0ADR      ; CH0 ADR PORT
0824 78        697      MOV      A,B          ; RX BUFFER MSB
0825 03A0      698      OUT     CH0ADR      ; CH0 ADR PORT
0827 01FF41    699      LXI      B,RXTC      ; RX CH TERMINAL COUNT
082A 79        700      MOV      A,C          ; RX TERMINAL COUNT LSB
082B 03A1      701      OUT     CH0TC       ; CH0 TC PORT
082D 78        702      MOV      A,B          ; RX TERMINAL COUNT MSB
082E 03A1      703      OUT     CH0TC       ; CH0 TC PORT
0830 3E63      704      MVI      A,ENDMA     ; ENABLE DMA WORD
0832 03A8      705      OUT     MODE57     ; 8257 MODE PORT
0834 C9        706      RET           ; RETURN
707 ;
708 ;
709 ; INITIALIZE AND ENABLE TX DMA CHANNEL
710 ;
711 ;
0835 3E61      712 TxDMA:  MVI      A,DTDMA     ; DISABLE TX DMA CHANNEL
0837 03A8      713      OUT     MODE57     ; 8257 MODE PORT
0839 010000    714      LXI      B,TXBUF     ; TX BUFFER START ADDRESS
083C 79        715      MOV      A,C          ; TX BUFFER LSB
083D 03A2      716      OUT     CH1ADR      ; CH1 ADR PORT
083F 78        717      MOV      A,B          ; TX BUFFER MSB
0840 03A2      718      OUT     CH1ADR      ; CH1 ADR PORT
0842 01FF81    719 TxDMA1: LXI      B,TXTC      ; TX CH TERMINAL COUNT
0845 79        720      MOV      A,C          ; TX TERMINAL COUNT LSB
0846 03A3      721      OUT     CH1TC       ; CH1 TC PORT
0848 78        722      MOV      A,B          ; TX TERMINAL COUNT MSB
0849 03A3      723      OUT     CH1TC       ; CH1 TC PORT
084B 3E63      724      MVI      A,ENDMA     ; ENABLE DMA WORD
084D 03A8      725      OUT     MODE57     ; 8257 MODE PORT
084F C9        726      RET           ; RETURN
727 ;
728 ;

```

## APPLICATIONS

```

729 ; INERRUPT PROCESSING SECTION
730 ;
0C00 731      ORG      0C00H
732 ;
733 ;
734 ; RECEIVER INTERRUPT - RST 7.5 (LOC 3CH)
735 ;
0C00 E5 736  RXI:  PUSH  H           ; SAVE HL
0C01 F5 737      PUSH  PSW         ; SAVE PSW
0C02 C5 738      PUSH  B           ; SAVE BC
0C03 D5 739      PUSH  D           ; SAVE DE
0C04 3E62 740     MVI  A, DRDMA     ; DISABLE RX DMA
0C06 D3A8 741     OUT  MODE57      ; 8257 MODE PORT
0C08 3E18 742     MVI  A, 18H      ; RESET RST7.5 F/F
0C0A 30 743      SIM
0C0B 1604 744     MVI  D, 04H      ; D IS RESULT COUNTER
0C0D 2A1020 745    LHLD  LDADR      ; GET LOAD POINTER
0C10 E5 746      PUSH  H           ; SAVE IT
0C11 E5 747      PUSH  H           ; SAVE IT AGAIN
0C12 45 748      MOV   B, L        ; SAVE LSB
0C13 2A1320 749    LHLD  CNADR     ; GET CONSOLE POINTER
0C16 04 750  RXI1: INR  B           ; BUMP LOAD POINTER LSB
0C17 78 751      MOV   A, B        ; GET SET TO TEST
0C18 BD 752      CMP   L           ; LOAD=CONSOLE?
0C19 CAE40A 753    JZ   BUFFUL     ; YES, BUFFER FULL
0C1C 15 754      DCR  D            ; DEC COUNTER
0C1D C2160C 755    JNZ  RXI1       ; NOT DONE, TRY AGAIN
0C20 1605 756     MVI  D, 05H      ; RESET COUNTER
0C22 E1 757      POP   H           ; RESTORE LOAD POINTER
0C23 DB90 758  RXI2: IN  STAT73     ; READ STATUS
0C25 E608 759     ANI  RXINT      ; TEST RX INT BIT
0C27 CA390C 760    JZ   RXI3       ; DONE, GO FINISH UP
0C2A DB90 761     IN   STAT73     ; READ STATUS AGAIN
0C2C E602 762     ANI  RXIRA      ; IS RESULT READY?
0C2E CA230C 763    JZ   RXI2       ; NO, TEST AGAIN
0C31 DB93 764     IN  RXIR73     ; YES, READ RESULT
0C33 77 765      MOV   M, A        ; STORE IN BUFFER
0C34 2C 766      INR  L            ; INC BUFFER POINTER
0C35 15 767      DCR  D            ; DEC COUNTER
0C36 C3230C 768    JMP  RXI2         ; GET MORE RESULTS
0C39 7A 769  RXI3: MOV   A, D        ; GET SET TO TEST
0C3A A7 770      ANA  A           ; ALL RESULTS?
0C3B CA450C 771    JZ   RXI4       ; YES, SO FINISH UP
0C3E 3609 772     MVI  M, 00H      ; NO, LOAD 0 TIL DONE
0C40 2C 773      INR  L            ; BUMP POINTER
0C41 15 774      DCR  D            ; DEC COUNTER
0C42 C3390C 775    JMP  RXI3         ; GO AGAIN
0C45 221020 776  RXI4: SHLD  LDADR     ; UPDATE LOAD POINTER
0C48 3A1520 777    LDA  PRMPT      ; GET MODE INDICATOR
0C4B FE2D 778     CPI  '-'         ; NORMAL MODE?
0C4D CA850C 779    JZ   RXI6       ; YES, CLEAN UP BEFORE RETURN
780 ;
781 ; POLL MODE SO CHECK CONTROL BYTE
782 ; IF CONTROL IS A POLL, SET UP SPECIAL TX COMMAND BUFFER
783 ; AND RETURN WITH POLL INDICATOR NOT 0
784 ;
0C50 E1 785      POP   H           ; GET PREVIOUS LOAD ADR POINTER
0C51 7E 786      MOV   A, M        ; GET IC BYTE FROM BUFFER

```

## APPLICATIONS

```

0C52 E61E      787      ANI      1EH          ;LOOK AT GOOD FRAME BITS
0C54 C2890C   788      JNZ      RXI5       ;IF NOT 0, INTERRUPT WASN'T FROM A GOOD FRAME
0C57 2C       789      INR      L          ;BYPASS R0 AND R1 IN BUFFER
0C58 2C       790      INR      L
0C59 2C       791      INR      L
0C5A 56       792      MOV      D,M        ;GET ADR BYTE AND SAVE IT IN D
0C5B 2C       793      INR      L
0C5C 7E       794      MOV      A,M        ;GET CNTL BYTE FROM BUFFER
0C5D FE93     795      CPI      SNRMP      ;WAS IT SNRM-P?
0C5F C6C0C    796      JZ       T1         ;YES, GO SET RESPONSE
0C62 FE11     797      CPI      RR0P      ;WAS IT RR(0)-P?
0C64 C2890C   798      JNZ      RXI5       ;YES, GO SET RESPONSE, OTHERWISE RETURN
0C67 1E11     799      MVI      E,RR0F    ;RR(0)-P SO SET RESPONSE TO RR(0)-F
0C69 C36E0C   800      JMP      TXRET      ;GO FINISH LOADING SPECIAL BUFFER
0C6C 1E73     801 T1:    MVI      E,NSAF    ;SNRM-P SO SET RESPONSE TO NSA-F
0C6E 212020   802 TXRET: LXI      H,CMD0F1 ;SPECIAL BUFFER ADR
0C71 36C8     806      MVI      M,0C8H    ;LOAD TX FRAME COMMAND
0C73 23       806      INX      H          ;INC POINTER
0C74 3600     809      MVI      M,00H     ;L0=0
0C76 23       810      INX      H          ;INC POINTER
0C77 3600     811      MVI      M,00H     ;L1=0
0C79 23       812      INX      H          ;INC POINTER
0C7A 72       813      MOV      M,D        ;LOAD RCVD ADR BYTE
0C7B 23       814      INX      H          ;INC POINTER
0C7C 73       815      MOV      M,E        ;LOAD RESPONSE CNTL BYTE
0C7D 3E01     816      MVI      A,01H     ;SET POLL INDICATOR NOT 0
0C7F 321620   817      STA      POLIN     ;LOAD POLL INDICATOR
0C82 C3890C   818      JMP      RXI5       ;RETURN
                        819
0C85 E1       820 RXI6:  POP      H          ;CLEAN UP STACK IF NORMAL MODE
0C86 C3890C   821      JMP      RXI5       ;RETURN
                        822
0C89 CD1A0B   823 RXI5:  CALL     RXDMA     ;RESET DMA CHANNEL
0C8C D1       824      POP      D          ;RESTORE REGISTERS
0C8D C1       825      POP      B
0C8E F1       826      POP      PSW
0C8F E1       827      POP      H
0C90 FB       828      EI              ;ENABLE INTERRUPTS
0C91 C9       829      RET              ;RETURN
                        830
                        831 ;
                        832 ;MESSAGE TYPER - ASSUMES MESSAGE STARTS AT HL
                        833 ;
                        834 ;
0C92 C5       835 TYMSG:  PUSH     B          ;SAVE BC
0C93 7E       836 TYMSG2: MOV      A,M        ;GET ASCII CHR
0C94 23       837      INX      H          ;INC POINTER
0C95 FEFF     838      CPI      0FFH     ;STOP?
0C97 CA10C    839      JZ       TYMSG1    ;YES, GET SET FOR EXIT
0C9A 4F       840      MOV      C,A        ;SET UP FOR DISPLAY
0C9B CDF805   841      CALL     ECHO     ;DISPLAY CHR
0C9E C3930C   842      JMP      TYMSG2    ;GET NEXT CHR
0CA1 C1       843 TYMSG1: POP      B          ;RESTORE BC
0CA2 C9       844      RET              ;RETURN
                        845 ;
                        846 ;
                        847 ;SIGNON MESSAGE
                        848 ;

```

# APPLICATIONS

```

0CA3 0D      849 SIGNON: DB      CR, '8273 MONITOR V1.1', CR, 0FFH
0CA4 38323733
0CA8 204D4F4E
0CAC 49544F52
0CB0 20205631
0CB4 2E21
0CB6 0D
0CB7 FF

850 ;
851 ;
852 ;
853 ; RECEIVER INTERRUPT MESSAGES
854 ;
855 ;

0CB9 0D      856 RXMSG: DB      CR, 'RX INT - ', 0FFH
0CB9 52582049
0CB0 4E54202D
0CC1 20
0CC2 FF

857 ;
858 ; TRANSMITTER INTERRUPT MESSAGES
859 ;

0CC3 0D      860 TXMSG: DB      CR, 'TX INT - ', 0FFH
0CC4 54582049
0CC8 4E54202D
0CC0 20
0CCD FF

861 ;
862 ;
863 ; TRANSMITTER INTERRUPT ROUTINE
864 ;

0CCE E5      865 TXI:  PUSH  H          ; SAVE HL
0CCF F5      866      PUSH  PSW          ; SAVE PSW
0CD0 C5      867      PUSH  B          ; SAVE BC
0CD1 D5      868      PUSH  D          ; SAVE DE
0CD2 3E61    869      MVI   A, DTDMA      ; DISABLE TX DMA
0CD4 D388    870      OUT   MODE57      ; 8257 MODE PORT
0CD6 1604    871      MVI   D, 04H      ; SET COUNTER
0CD8 2A1020  872      LHLD  LDADR      ; GET LOAD POINTER
0CD8 E5      873      PUSH  H          ; SAVE IT
0CDC 45      874      MOV   B, L          ; SAVE LSB IN B
0CDD 2A1320  875      LHLD  CNADR      ; GET CONSOLE POINTER
0CE0 04      876 TXI1: INR   B          ; INC POINTER
0CE1 78      877      MOV   A, B          ; GET SET TO TEST
0CE2 BD      878      CMP   L          ; LOAD=CONSOLE?
0CE3 CAE40A  879      JZ    BUFFER      ; YES, BUFFER FULL
0CE6 15      880      DCR   D          ; NO, TEST NEXT LOCATION
0CE7 C2E00C  881      JNZ  TXI1      ; TRY AGAIN
0CEA E1      882      POP  H          ; RESTORE LOAD POINTER
0CEB DB92    883      IN   TXIR73      ; READ RESULT
0CED 77      884      MOV   M, A          ; STORE IN BUFFER
0CEE 2C      885      INR   L          ; INR POINTER
0CEF 3600    886      MVI   M, 00H      ; EXTRA RESULT SPOTS 0
0CF1 2C      887      INR   L
0CF2 3600    888      MVI   M, 00H
0CF4 2C      889      INR   L
0CF5 3600    890      MVI   M, 00H
0CF7 2C      891      INR   L

```

# APPLICATIONS

```

0CF8 3600      892      MVI      M,00H
0CFA 2C       893      INR      L
0CFB 221020    894      SHLD    LDADR      ; UPDATE LOAD POINTER
0CFE CD350B    899      CALL    TXDMA      ; RESET DMA CHANNEL
0D01 D1       900      POP     D           ; RESTORE DE
0D02 C1       901      POP     B           ; RESTORE BC
0D03 F1       902      POP     PSW        ; RESTORE PSW
0D04 E1       903      POP     H           ; RESTORE HL
0D05 FB       904      EI        ; ENABLE INTERRUPTS
0D06 C9       905      RET         ; RETURN
          906 ;
          907 ;
          952 ;
          953 ;
          954      END
    
```

PUBLIC SYMBOLS

EXTERNAL SYMBOLS

USER SYMBOLS

```

ADWN  A 0922  AFCMD  A 09CE  BUFFUL A 0AE4  CH0ADR A 00A0  CH0TC  A 00A1  CH1ADR A 00A2  CH1TC  A 00A3
CMD51 A 0027  CMDBF1 A 2020  CMBUF  A 2000  CMDOUT A 0AFB  CMDREC A 0857  CMODE  A 0931  CNADR  A 2013
CNT053 A 009C  CNT153 A 0090  CNT253 A 009E  CNTL51 A 0089  CNTLC  A 0003  CNVBN  A 05BB  COBR   A 000C
COMM  A 0AE5  COMM1  A 0AEA  COMM2  A 0AFF  COMM73 A 0090  CPBF   A 0020  CR     A 000D  CRLF  A 05EB
DEN   A 0000  DEMODE A 2027  DISPY  A 0A39  DISPY1 A 0A4E  DISPY2 A 0A4D  DRDMA  A 0062  DTDMA  A 0061
ECHO  A 05F8  ENDCHK A 0A1B  ENDMA  A 0063  GDWN   A 08FF  GETCH  A 061F  GETCMD A 087D  GRCMD  A 09C4
ILLEG A 00A7  LDADR  A 2010  LF     A 000A  LKBR1  A 2017  LKBR2  A 2018  LOOPIT A 0061  MDCNT0 A 0036
MDCNT2 A 00B6  MDE51  A 00CE  MODE53 A 009B  MODE57 A 00A8  MONTR  A 0008  NMOUT  A 06C7  NSAF   A 0073
PAR1  A 0008  PAR2  A 000D  PARIN  A 00AD  PARIN1 A 0AE0  PARIN2 A 00DC  PARIN3 A 00BC  PARM73 A 0091
POLIN A 2016  PRMPT  A 2015  R0PT   A 00A2  R1PT   A 00A7  RBCMD  A 097B  RDCMD  A 0971  RDWN   A 00AF
RDV   A 0002  RESBUF A 2000  RESL73 A 0091  ROCMD  A 095D  RPCMD  A 09D8  RR0F   A 0011  RR0P   A 0011
RSCMD A 0967  RST65  A 20CE  RST75  A 20D4  RXBUF  A 8200  RXD51  A 0088  RXDMA  A 0B1A  RXI    A 0C00
RXI1  A 0C16  RXI2  A 0C23  RXI3  A 0C39  RXI4   A 0C45  RXI5   A 0C89  RXI6   A 0C85  RXMSG  A 0C88
RXINT A 0008  RXIR73 A 0093  RXIRA  A 0002  RXS1   A 0A69  RXS2   A 0A7F  RXS3   A 0A8D  RXSORC A 0A62
RXC   A 41FF  SBCMD  A 0985  SDWN   A 08D7  SIGNON A 0CA3  SLCMD  A 098F  SNRMP  A 0093  SOCMD  A 09A6
SPCMD A 09E2  SRCMD  A 09BA  SSCMD  A 09B0  START  A 0300  STAT51 A 0089  STAT57 A 00A8  STAT73 A 0090
STKSRT A 20C0  SW     A 0943  T1     A 0C6C  TBUF1  A 0A24  TBUF   A 0A07  TBUF11 A 0A0D  TDWN   A 090E
TEST73 A 0092  TFCMD  A 09EC  TFCMD1 A 09F6  TFRET  A 0A36  TLCD   A 0999  TRUE   A 0000  TRUE1  A 0000
TXBUF A 0000  TXD51  A 0088  TXDMA  A 0B35  TXDMA1 A 0B42  TXI    A 0CCE  TXI1   A 0CE0  TXMSG  A 0CC3
TXINT A 0004  TXIR73 A 0092  TXIRA  A 0001  TXPOL  A 094C  TXRET  A 0C6E  TXSORC A 0A47  TXTC   A 81FF
TYMSG A 0C92  TYMSG1 A 0CA1  TYMSG2 A 0C93  VALDG  A 075E
    
```

ASSEMBLY COMPLETE. NO ERRORS

October 1981

**Asynchronous Communication  
with the 8274  
Multiple-Protocol Serial  
Controller**

Normally the data link is in an idle or marking state, continuously transmitting a "mark" (binary 1). When a character is to be sent, the character data bits are immediately preceded by a "space" (binary 0 START bit). The mark-to-space transition informs the receiving system that a character of information will immediately follow the start bit. Figure 1 illustrates the transmission of a 7-bit ASCII character (upper case S) with even parity. Note that the character is transmitted immediately following the start bit. Data bits within the character are transmitted from least-significant to most-significant. The parity bit is transmitted immediately following the character data bits and the STOP framing bit (binary 1) signifies the end of the character.

Asynchronous interfaces are often used with human interface devices such as CRT/keyboard units where the time between data transmissions is extremely variable.

## Characters

In asynchronous mode, characters may vary in length from five to eight bits. The character length depends on the coding method used. For example, five-bit characters are used when transmitting Baudot Code, seven-bit characters are required for ASCII data, and eight-bit characters are needed for EBCDIC and binary data. To transmit messages composed of multiple characters, each character is framed and transmitted separately (Figure 2).

This framing method ensures that the receiving system can easily synchronize with the start and stop bits of each character, preventing receiver synchronization errors. In addition, this synchronization method makes both transmitting and receiving systems insensitive to possible time delays between character transmissions.




Figure 2. Multiple Character Transmission

## Framing

Character framing is accomplished by the START and STOP bits described previously. When the START bit transition (mark-to-space) is detected, the receiving system assumes that a character of data will follow. In order to test this assumption (and isolate noise pulses on the data link), the receiving system waits one-half bit time and samples the data link again. If the link has returned to the marking state, noise is assumed, and the receiver waits for another START bit transition.

When a valid START bit is detected, the receiver samples the data link for each bit of the following character. Character data bits and the parity bit (if required) are sampled at their nominal centers until all required characters are received. Immediately following the data bits, the receiver samples the data link for the STOP bit, indicating the end of the character. Most systems permit specification of 1, 1½, or 2 stop bits.

## Timing

The transmitter and receiver in an asynchronous data link arrangement are clocked independently. Normally, each clock is generated locally and the clocks are not synchronized. In fact, each clock may be a slightly different frequency. (In practice, the frequency difference should not exceed a few percent. If the transmitter and receiver clock rates vary substantially, errors will occur because data bits may be incorrectly identified as START or STOP framing bits.) These clocks are designed to operate at 16, 32, or 64 times the communications data rate. These clock speeds allow the receiving device to correctly sample the incoming bit stream.

Serial-interface data rates are measured in bits/second. The term "baud" is used to specify the number of times per second that the transmitted signal level can change states. In general, the baud is not equal to the bit rate. Only when the transmitted signal has two states (electrical levels) is the baud rate equal to the bit rate. Most point-to-point serial data links use RS-232-C, RS-422, or RS-423 electrical interfaces. These specifications call for two electrical signal levels (the baud is equal to the bit rate). Modem interfaces, however, may often have differing bit and baud rates.

While there are generally no limitations on the data transmission rates used in an asynchronous data link, a limited set of rates has been standardized to promote equipment interconnection. These rates vary from 75 bits per second to 38,400 bits per second. Table 1 illustrates typical asynchronous data rates and the associated clock frequencies required for the transmitter and receiver circuits.



## INTRODUCTION

The 8274 Multiprotocol serial controller (MPSC) is a sophisticated dual-channel communications controller that interfaces microprocessor systems to high-speed serial data links (at speeds to 880K bits per second) using synchronous or asynchronous protocols. The 8274 interfaces easily to most common microprocessors (e.g., 8048, 8051, 8085, 8086, and 8088), to DMA controllers such as the 8237 and 8257, and to the 8089 I/O processor. Both MPSC communication channels are completely independent and can operate in a full-duplex communication mode (simultaneous data transmission and reception).

## Communication Functions

The 8274 performs many communications-oriented functions, including:

- Converting data bytes from a microprocessor system into a serial bit stream for transmission over the data link to a receiving system.
- Receiving serial bit streams and reconverting the data into parallel data bytes that can easily be processed by the microprocessor system.
- Performing error checking during data transfers. Error checking functions include computing/transmitting error codes (such as parity bits or CRC bytes) and using these codes to check the validity of received data.
- Operating independently of the system processor in a manner designed to reduce the system overhead involved in data transfers.

## System Interface

The MPSC system interface is extremely flexible, supporting the following data transfer modes:

1. Polled Mode. The system processor periodically reads (polls) an 8274 status register to determine when a character has been received, when a character is needed for transmission, and when transmission errors are detected.
2. Interrupt Mode. The MPSC interrupts the system processor when a character has been received, when a character is needed for transmission, and when transmission errors are detected.
3. DMA Mode. The MPSC automatically requests data transfers from system memory for both transmit and receive functions by means of two DMA request signals per serial channel. These DMA request signals may be directly interfaced to an 8237 or 8257 DMA controller or to an 8089 I/O processor.

4. WAIT Mode. The MPSC ready signal is used to synchronize processor data transfers by forcing the processor to enter wait states until the 8274 is ready for another data byte. This feature enables the 8274 to interface directly to an 8086 or 8088 processor by means of string I/O instructions for very high-speed data links.

## Scope

This application note describes the use of the 8274 in asynchronous communication modes. Asynchronous communication is typically used to transfer data to/from video display terminals, modems, printers, and other low-to-medium-speed peripheral devices. Use of the 8274 in both interrupt-driven and polled system environments is described. Use of the DMA and WAIT modes are not described since these modes are employed mainly in synchronous communication systems where extremely high data rates are common. Programming examples are written in PL/M-86 (Appendix B and Appendix C). PL/M-86 is executed by the iAPX-86 and iAPX-88 processor families. In addition, PL/M-86 is very similar to PL/M-80 (executed by the MCS-80 and MCS-85 processor families). In addition, Appendix D describes a simple application example using an SDK-86 in an iAPX-86/88 environment.

## SERIAL-ASYNCHRONOUS DATA LINKS

A serial asynchronous interface is a method of data transmission in which the receiving and transmitting systems need not be synchronized. Instead of transmitting clocking information with the data, locally generated clocks (16, 32 or 64 times as fast as the data transmission rate) are used by the transmitting and receiving systems. When a character of information is sent by the transmitting system, the character data is framed (preceded and followed) by special START and STOP bits. This framing information permits the receiving system to temporarily synchronize with the data transmission. (Refer to Figure 1 during the following discussion of asynchronous data transmission.)




Figure 1. Transmission of a 7-Bit ASCII Character with Even Parity

**Table 1. Communication Data Rates and Associated Transmitter/Receiver Clock Rates**

Data Rate (bits/second)	Clock Rate (kHz)		
	X16	X32	X64
75	1.2	2.4	4.8
150	2.4	4.8	9.6
300	4.8	9.6	19.2
600	9.6	19.2	38.4
1200	19.2	38.4	76.8
2400	38.4	76.8	153.6
4800	76.8	153.6	307.2
9600	153.6	307.2	614.2
19200	307.2	614.4	—
38400	614.4	—	—

## Parity

In order to detect transmission errors, a parity bit may be added to the character data as it is transferred over the data link. The parity bit is set or cleared to make the total number of "one" bits in the character even (even parity) or odd (odd parity). For example, the letter "A" is represented by the seven-bit ASCII code 1000001 (41H). The transmitted data code (with parity) for this character contains eight bits; 01000001 (41H) for even parity and 11000001 (OC1H) for odd parity. Note that a single bit error changes the parity of the received character and is therefore easily detected. The 8274 supports both odd and even parity checking as well as a parity disable mode to support binary data transfers.

## Communication Modes

Serial data transmission between two devices can occur in one of three modes. In the simplex transmission mode, a data link can transmit data in one direction only. In the half-duplex mode, the data link can transmit data in both directions, but not simultaneously. In the full-duplex mode (the most common), the data link can transmit data in both directions simultaneously. The 8274 directly supports the full-duplex mode and will interface to simplex and half-duplex communication data links with appropriate software controls.

## BREAK Condition

Asynchronous data links often include a special sequence known as a break condition. A break condition is initiated when the transmitting device forces the data link to a spacing state (binary 0) for an extended length of time (typically 150 milliseconds). Many terminals contain keys to initiate a break sequence. Under

software control, the 8274 can initiate a break sequence when transmitting data and detect a break sequence when receiving data.

## MPSC SYSTEM INTERFACE

### Hardware Environment

The 8274 MPSC interfaces to the system processor over an 8-bit data bus. Each serial I/O channel responds to two I/O or memory addresses as shown in Table 2. In addition, the MPSC supports vectored and daisy-chained interrupts.

The 8274 may be configured for memory-mapped or I/O-mapped operation.

**Table 2. 8274 Addressing**


CS	A <sub>1</sub>	A <sub>0</sub>	Read Operation	Write Operation
0	0	0	Ch. A Data Read	Ch. A Data Write
0	1	0	Ch. A Status Read	Ch. A Command/Parameter
0	0	1	Ch. B Data Read	Ch. B Data Write
0	1	1	Ch. B Status Read	Ch. B Command/Parameter
1	X	X	High Impedance	High Impedance

The 8274-processor hardware interface can be configured in a flexible manner, depending on the operating mode selected—polled, interrupt-driven, DMA, or WAIT. Figure 3 illustrates typical MPSC configurations for use with an 8088 microprocessor in the polled and interrupt-driven modes.

All serial-to-parallel conversion, parallel-to-serial conversion, and parity checking required during asynchronous serial I/O operation is automatically performed by the MPSC.

### Operational Interface

Command, parameter, and status information is stored in 22 registers within the MPSC (8 writable registers and 3 readable registers for each channel). These registers are all accessed by means of the command/status ports for each channel. An internal pointer register selects which of the command or status registers will be written or read during a command/status access of an MPSC channel. Figure 4 diagrams the command/status register architecture for each serial channel. In the following discussion, the writable registers will be referred to as WR0 through WR7 and the readable registers will be referred to as RR0 through RR2.



**Figure 3. 8274 Hardware Interface for Polled and Interrupt-driven Environments**

The least-significant three bits of WR0 are automatically loaded into the pointer register every time WR0 is written. After reset, WR0 is set to zero so that the first write to a command register causes the data to be loaded into WR0 (thereby setting the pointer register). After WR0 is written, the following read or write accesses the register selected by the pointer. The pointer is reset after the read or write operation is completed. In this manner, reading or writing an arbitrary MPSC channel register requires two I/O accesses. The first access is always a write command. This write command is used to set the pointer register. The second access is either a read or a write command; the pointer register (previously set) will ensure that the correct internal register is read or written. After this second access, the pointer register is automatically reset. Note that writing WR0 and reading RR0 does not require presetting of the pointer register.

During initialization and normal MPSC operation, various registers are read and/or written by the system processor. These actions are discussed in detail in the following paragraphs. Note that WR6 and WR7 are not used in the asynchronous communication modes.

## RESET

When the 8274 RESET line is activated, both MPSC channels enter the idle state. The serial output lines are forced to the marking state (high) and the modem interface signals (RTS, DTR) are forced high. In addition, the pointer register is set to zero.




Figure 4. Command/Status Register Architecture (Each Serial Channel)

### External/Status Latches

The MPSC continuously monitors the state of four external/status conditions:

1. CTS—clear-to-send input pin.
2. CD—carrier-detect input pin.
3. SYNDET—sync-detect input pin. This pin may be used as a general-purpose input in the asynchronous communication mode.

4. BREAK—a break condition (series of space bits on the receiver input pin).

A change of state in any of these monitored conditions will cause the associated status bit in RR0 (Appendix A) to be latched (and optionally cause an interrupt).

### Error Reporting

Three error conditions may be encountered during data reception in the asynchronous mode:

1. Parity. If parity bits are computed and transmitted with each character and the MPSC is set to check parity (bit 0 in WR4 is set), a parity error will occur whenever the number of "1" bits within the character (including the parity bit) does not match the odd/even setting of the parity check flag (bit 1 in WR4).
2. Framing. A framing error will occur if a stop bit is not detected immediately following the parity bit (if parity checking is enabled) or immediately following the most-significant data bit (if parity checking is not enabled).
3. Overrun. If an input character has been assembled but the receiver buffers are full (because the previously received characters have not been read by the system processor), an overrun error will occur. When an overrun error occurs, the input character that has just been received will overwrite the immediately preceding character.

### Transmitter/Receiver Initialization

In order to operate in the asynchronous mode, each MPSC channel must be initialized with the following information:

1. Clock Rate. This parameter is specified by bits 6 and 7 of WR4. The clock rate may be set to 16, 32, or 64 times the data-link bit rate. (See Appendix A for WR4 details.)
2. Number of Stop Bits. This parameter is specified by bits 2 and 3 of WR4. The number of stop bits may be set to 1, 1½, or 2. (See Appendix A for WR4 details.)
3. Parity Selection. Parity may be set for odd, even, or no parity by bits 0 and 1 of WR4. (See Appendix A for WR4 details.)
4. Receiver Character Length. This parameter sets the length of received characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 6 and 7 of WR3. (See Appendix A for WR3 details.)
5. Receiver Enable. The serial-channel receiver operation may be enabled or disabled by setting or clearing bit 0 of WR3. (See Appendix A for WR3 details.)
6. Transmitter Character Length. This parameter sets the length of transmitted characters to 5, 6, 7, or 8 bits. This parameter is specified by bits 5 and 6 of WR5. (See Appendix A for WR5 details.) Characters of less than 5 bits in length may be transmitted by setting the transmitted length to five bits (set bits 5 and 6 of WR5 to 1).

The MPSC then determines the actual number of bits to be transmitted from the character data byte. The bits to be transmitted must be right justified in the data byte, the next three bits must be set to 0 and

all remaining bits must be set to 1. The following table illustrates the data formats for transmission of 1 to 5 bits of data:

								Number of Bits Transmitted (Character Length)
D7	D6	D5	D4	D3	D2	D1	D0	
1	1	1	1	0	0	0	c	1
1	1	1	0	0	0	c	c	2
1	1	0	0	0	c	c	c	3
1	0	0	0	c	c	c	c	4
0	0	0	c	c	c	c	c	5

7. Transmitter Enable. The serial channel transmitter operation may be enabled or disabled by setting or clearing bit 3 of WR5. (See Appendix A for WR5 details.)

For data transmissions via a modem or RS-232-C interface, the following information must also be specified:

1. Request-to-Send/Data-Terminal-Ready. Must be set to indicate status of data terminal equipment. Request-to-send is controlled by bit 1 of WR5 and data terminal ready is controlled by bit 7. (See Appendix A for WR5 details.)
2. Auto Enable. May be set to allow the MPSC to automatically enable the channel transmitter when the clear-to-send signal is active and to automatically enable the receiver when the carrier-detect signal is active. Auto Enable is controlled by bit 5 of WR3. (See Appendix A for WR3 details.)

During initialization, it is desirable to guarantee that the external/status latches reflect the latest interface information. Since up to two state changes are internally stored by the MPSC, at least two Reset External/Status Interrupt commands must be issued. This procedure is most easily accomplished by simply issuing this reset command whenever the pointer register is set during initialization.

An MPSC initialization procedure (MPSC\$RX\$INIT) for asynchronous communication is listed in Appendix B. Figure 5 illustrates typical MPSC initialization parameters for use with this procedure.

```

call MPSC$RX$INIT(41, 1,1,0,1, 3,1,1, 3,1,1,0,1);

initializes the 8274 at address 41 as follows:

X16 clock rate           Enable transmitter and receiver
1 stop bit               Auto enable set
Odd parity               DTR and RTS set
8-bit characters (Tx and Rx) Break transmission disabled
    
```

**Figure 5. Sample 8274 Initialization Procedure for Polled Operation**

## Polled Operation

In the polled mode, the processor must monitor the MPSC status by testing the appropriate bits in the read register. Data available, status, and error conditions are represented in RR0 and RR1 for channels A and B. An example of MPSC-polled transmitter/receiver routines are given in Appendix B. The following routines are detailed:

1. **MPSC\$POLL\$RCV\$CHARACTER**—This procedure receives a character from the serial data link. The routine waits until the character-available flag in RR0 has been set. When this flag indicates that a character is available, RR1 is checked for errors (overrun, parity, or framing). If an error is detected, the character in the MPSC receive buffer must be read and discarded and the error routine (RECEIVE\$ERROR) is called. If no receive errors have been detected, the character is input from the 8274 data port and returned to the calling program.

**MPSC\$POLL\$RCV\$CHARACTER** requires three parameters—the address of the 8274 channel data port (data\$port), the address of the 8274 channel command port (cmd\$port), and the address of a byte variable in which to store the received character (character\$ptr).

2. **MPSC\$POLL\$TRAN\$CHARACTER**—This procedure transmits a character to the serial data link. The routine waits until the transmitter-buffer-empty flag has been set in RR0 before writing the character to the 8274.

**MPSC\$POLL\$TRAN\$CHARACTER** requires three parameters—the address of the 8274 channel data port (data\$port), the address of the 8274 channel command port (cmd\$port), and the character of data that is to be transmitted (character).

3. **RECEIVE\$ERROR**—This procedure processes receiver errors. First, an Error Reset command is written to the affected channel. All additional error processing is dependent on the specific application. For example, the receiving device may immediately request retransmission of the character or wait until a message has been completed.

**RECEIVE\$ERROR** requires two parameters—the address of the affected 8274 command port (cmd\$port) and the error status (status) from 8274 register RR1.

## Interrupt-driven Operation

In an interrupt-driven environment, all receiver operations are reported to the system processor by means of interrupts. Once a character has been received and assembled, the MPSC interrupts the system processor. The system processor must then read

the character from the MPSC data buffer and clear the current interrupt. During transmission, the system processor starts serial I/O by writing the first character of a message to the MPSC. The MPSC interrupts the system processor whenever the next character is required (i.e., when the transmitter buffer is empty) and the processor responds by writing the next character of the message to the MPSC data port for the appropriate channel.

By using interrupt-driven I/O, the MPSC proceeds independently of the system processor, signalling the processor only when characters are required for transmission, when characters are received from the data link, or when errors occur. In this manner, the system processor may continue execution of other tasks while serial I/O is performed concurrently.

## Interrupt Configurations

The 8274 is designed to interface to 8085- and 8086-type processors in much the same manner as the 8259A is designed. When operating in the 8085 mode, the 8274 causes a "call" to a prespecified, interrupt-service routine location. In the 8086 mode, the 8274 presents the processor with a one-byte interrupt-type number. This interrupt-type number is used to "vector" through the 8086 interrupt service table. In either case, the interrupt service address or interrupt-type number is specified during MPSC initialization.

To shorten interrupt latency, the 8274 can be programmed to modify the prespecified interrupt vector so that no software overhead is required to determine the cause of an interrupt. When this "status affects vector" mode is enabled, the following eight interrupts are differentiated automatically by the 8274 hardware:

1. Channel B Transmitter Buffer Empty.
2. Channel B External/Status Transition.
3. Channel B Character Available.
4. Channel B Receive Error.
5. Channel A Transmitter Buffer Empty.
6. Channel A External/Status Transition.
7. Channel A Character Available.
8. Channel A Receive Error.

## Interrupt Sources/Priorities

The 8274 has three interrupt sources for each channel:

1. **Receiver (RxA, RxB)**. An interrupt is initiated when a character is available in the receiver buffer or when a receiver error (parity, framing, or overrun) is detected.

2. Transmitter (TxA, TxB). An interrupt is initiated when the transmitter buffer is empty and the 8274 is ready to accept another character for transmission.
3. External/Status (ExTA, ExTB). An interrupt is initiated when one of the external/status conditions (CD, CTS, SYNDET, BREAK) changes state.

The 8274 supports two interrupt priority orderings (selectable during MPSC initialization) as detailed in Appendix A, WR2, CH-A.

### Interrupt Initialization

In addition to the initialization parameters required for polled operation, the following parameters must be supplied to the 8274 to specify interrupt operation:

1. Transmit Interrupt Enable. Transmitter-buffer-empty interrupts are separately enabled by bit 1 of WR1. (See Appendix A for WR1 details.)
2. Receive Interrupt Enable. Receiver interrupts are separately enabled in one of three modes: a) interrupt on first received character only and on receive errors (used for message-oriented transmission systems), b) interrupt on all received characters and on receive errors, but do not interrupt on parity errors, and c) interrupt on all received characters and on receive errors (including parity errors). The ability to separately disable parity interrupts can be extremely useful when transmitting messages. Since the parity error bit in RR1 is latched, it will not be reset until an error reset operation is performed. Therefore, the parity error bit will be set if any parity errors were detected in a multicharacter message. If this mode is used, the serial I/O software must poll the parity error bit at the completion of a message and issue an error reset if appropriate. The receiver interrupt mode is controlled by bits 3 and 4 of WR1. (See Appendix A for WR1 details.)
3. External/Status Interrupts. External/Status interrupts can be separately enabled by bit 0 of WR1. (See Appendix A for WR1 details.)
4. Interrupt Vector. An eight-bit interrupt-service routine location (8085) or interrupt type (8086) is specified through WR2 of channel B. (See Appendix A for WR2 details). Table 3 lists interrupt vector addresses generated by the 8274 in the "status affects vector" mode.
5. "Status Affects Vector" Mode. The 8274 will automatically modify the interrupt vector if bit 3 of WR1 is set. (See Appendix A for WR1 details.)
6. System Configuration. Specifies the 8274 data transfer mode. Three configuration modes are available: a) interrupt-driven operation for both channels, b)

DMA operation for both channels, and c) DMA operation for channel A, interrupt-driven operation for channel B. The system configuration is specified by means of bits 0 and 1 of WR2 (channel A). (See Appendix A for WR2 details.)

7. Interrupt Priorities. The 8274 permits software specification of receive/transmit priorities by means of bit 2 of WR2 (channel A). (See Appendix A of WR2 details.)
8. Interrupt Mode. Specifies whether the MPSC is to operate in a non-vector mode (for use with an external interrupt controller), in an 8086-vector mode, or in an 8085-vector mode. This parameter is specified through bits 3 and 4 of WR2 (channel A). (See Appendix A for WR2 details.)

**Table 3. MPSC-generated Interrupt Vectors in "Status Affects Vector" Mode**

8086 Interrupt Type				8085 Interrupt Location				Original Vector (specified during initialization)								
V7	V6	V5	V4	V3	V2	V1	V0	V7	V6	V5	V4	V3	V2	V1	V0	Interrupt Condition
V7	V6	V5	V4	V3	0	0	0	V7	V6	V5	0	0	0	V1	V0	Channel B Transmitter Buffer Empty
V7	V6	V5	V4	V3	0	0	1	V7	V6	V5	0	0	1	V1	V0	Channel B External/Status Change
V7	V6	V5	V4	V3	0	1	0	V7	V6	V5	0	1	0	V1	V0	Channel B Receiver Character Available
V7	V6	V5	V4	V3	0	1	1	V7	V6	V5	0	1	1	V1	V0	Channel B Receive Error
V7	V6	V5	V4	V3	1	0	0	V7	V6	V5	1	0	0	V1	V0	Channel A Transmitter Buffer Empty
V7	V6	V5	V4	V3	1	0	1	V7	V6	V5	1	0	1	V1	V0	Channel A External/Status Change
V7	V6	V5	V4	V3	1	1	0	V7	V6	V5	1	1	0	V1	V0	Channel A Receiver Character Available
V7	V6	V5	V4	V3	1	1	1	V7	V6	V5	1	1	1	V1	V0	Channel A Receive Error

An MPSC interrupt initialization procedure (MPSC\$INT\$INIT) is listed in Appendix C.

### Interrupt Service Routines

Appendix C lists four interrupt service procedures, a buffer transmission procedure, and a buffer reception procedure that illustrate the use of the 8274 in interrupt-driven environments. Use of these procedures assumes that the 8086/8088 interrupt vector is set to 20H and that channel B is used with the "status affects vector" mode enabled.

1. TRANSMIT\$BUFFER—This procedure begins serial transmission of a data buffer. Two parameters are required—a pointer to the buffer (buf\$ptr) and the length of the buffer (buf\$length). The procedure first sets the global buffer pointer, buffer length, and

initial index for the transmitter-interrupt service routine and initiates transmission by writing the first character of the buffer to the 8274. The procedure then enters a wait loop until the I/O completion status is set by the transmit-interrupt service routine (MPSC\$TRANSMIT\$CHARACTER\$INT).

2. **RECEIVE\$BUFFER**—This procedure inputs a line (terminated by a line feed) from a serial I/O port. Two parameters are required—a pointer to the input buffer (buf\$ptr) and a pointer to the buffer length variable (buf\$length\$ptr). The buffer length will be set by this procedure when the complete line has been input. The procedure first sets the global buffer pointer and initial index for the receiver interrupt service routine. **RECEIVE\$BUFFER** then enters a wait loop until the I/O completion status is set by the receive interrupt routine (MPSC\$RECEIVE\$CHARACTER\$INT).
3. **MPSC\$RECEIVE\$CHARACTER\$INT**—This procedure is executed when the MPSC Tx-buffer-empty interrupt is acknowledged. If the current transmit buffer index is less than the buffer length, the next character in the buffer is written to the MPSC data port and the buffer pointer is updated. Otherwise, the transmission complete status is posted.
4. **MPSC\$RECEIVE\$CHARACTER\$INT**—This procedure is executed when a character has been assembled by the MPSC and the MPSC has issued a character-available interrupt. If no input buffer has been set up by **RECEIVE\$BUFFER**, the character is ignored. If a buffer has been set up, but it is full, a receive overrun error is posted. Otherwise, the received character is read from the MPSC data port and the buffer index is updated. Finally, if the received character is a line feed, the reception complete status is posted.
5. **RECEIVE\$ERROR\$INT**—This procedure is executed when a receive error is detected. First, the error conditions are read from RR1 and the character currently in the MPSC receive buffer is read and discarded. Next, an Error Reset command is written to the affected channel. All additional error processing is application dependent.
6. **EXTERNAL\$STATUS\$CHANGE\$INT**—This procedure is executed when an external status condition change is detected. The status conditions are read from RR0 and a Reset External/Status Interrupt command is issued. Further error processing is application dependent.

## DATA LINK INTERFACE

### Serial Data Interface

Each serial I/O channel within the 8274 MPSC interfaces to two data link lines—one line for transmitting data and one for receiving data. During transmission, characters are converted from parallel data format (as supplied by the system processor or DMA device) into a serial bit stream (with START and STOP bits) and clocked out on the TxD pin. During reception, a serial bit stream is input on the RxD pin, framing bits are stripped out of the data stream, and the resulting character is converted to parallel data format and passed to the system processor or DMA device.

### Data Clocking

As discussed previously, the frequency of data transmission/reception on the data link is controlled by the MPSC clock in conjunction with the programmed clock divider (in register WR4). The 8274 is designed to permit all four serial interface lines (TxD and RxD for each channel) to operate at different data rates. Four clock input pins (TxC and RxC for each channel) are available for this function. Note that the clock rate divider specified in WR4 is used for both RxC and TxC on the appropriate channel; clock rate dividers for each channel are independent.

### Modem Control

The following four modem interface signals may be connected to the 8274:

1. **Data Terminal Ready (DTR)**. This interface signal (output by the 8274) is software controlled through bit 7 of WR5. When active, DTR indicates that the data terminal/computer equipment is active and ready to interact with the data communications channel. In addition, this signal prepares the modem for connection to the communication channel and maintains connections previously established (e.g., manual call origination).
2. **Request To Send (RTS)**. This interface signal (output by the 8274) is software controlled through bit 1 of WR5. When active, RTS indicates that the data terminal/computer equipment is ready to transmit data.
3. **Clear To Send (CTS)**. This interface signal (input to the 8274) is supplied by the modem in response to an active RTS signal. CTS indicates that the data terminal/computer equipment is permitted to transmit



data. The state of CTS is available to the programmer as bit 5 of RR0. In addition, if the auto enable control is set (bit 5 of WR3), the 8274 will not transmit data bytes until RTS has been activated. If CTS becomes inactive during transmission of a character, the current character transmission is completed before the transmitter is disabled.


4. Carrier Detect (CD). This interface signal (input to the 8274) is supplied by the modem to indicate that a data carrier signal has been detected and that a valid data signal is present on the RxD line. The state of CD is available to the programmer as bit 3 of RR0. In

addition, if the auto enable control is set (bit 5 of WR3), the 8274 will not enable the serial receiver until CD has been activated. If the CD signal becomes inactive during reception of a character, the receiver is disabled, and the partially received character is lost.

In addition to the above modem interface signals, the 8274 SYNDET input pin for channel A may be used as a general-purpose input in the asynchronous communication mode. The status of this signal is available to the programmer as bit 4 of status register RR0.

## APPENDIX A COMMAND/STATUS DETAILS FOR ASYNCHRONOUS COMMUNICATION

**Write Register 0 (WR0):**



**D2,D1,D0** Command/Status Register Pointer bits determine which write-register the next byte is to be written into, or which read-register the next byte is to be read from. After reset, the first byte written into either channel goes into WR0. Following a read or write to any register (except WR0) the pointer will point to WR0.

**D5,D4,D3** Command bits determine which of the basic seven commands are to be performed.

**Command 0** Null—has no effect.

**Command 1** Not used in asynchronous modes.

**Command 2** Reset External/Status Interrupts—resets the latched status bits of RR0 and reenables them, allowing interrupts to occur again.

**Command 3** Channel Reset—resets the Latched Status bits of RR0, the interrupt prioritization logic and all control registers for the channel. Four extra system clock cycles should be allowed for MPSC reset time before any additional commands or controls are written into the channel.

**Command 4** Enable Interrupt on Next Receive Character—if the Interrupt-on-First-Receive Character mode is selected, this command reactivates that mode after each complete message is received to prepare the MPSC for the next message.

**Command 5** Reset Transmitter Interrupt Pending—if The Transmit Interrupt mode is selected, the MPSC automatically interrupts data when the transmit buffer becomes empty. When there are no more characters to be sent, issuing this command prevents further transmitter interrupts until the next character has been completely sent.

**Command 6** Error Reset—error latches, Parity and Overrun errors in RR1 are reset.


**Command 7** End of Interrupt—resets the interrupt-in-service latch of the highest-priority internal device under service.

**D0** External/Status Interrupt Enable—allows interrupt to occur as the result of transitions on the  $\overline{CD}$ ,  $\overline{CTS}$  or  $\overline{SYNDET}$  inputs. Also allows interrupts as the result of a Break/Abort detection and termination, or at the beginning of CRC, or sync character transmission when the Transmit Underrun/EOM latch becomes set.

**D1** Transmitter Interrupt/DMA Enable—allows the MPSC to interrupt or request a DMA transfer when the transmitter buffer becomes empty.

**D2** Status Affects Vector—(WR1, D2 active in channel B only.) If this bit is not set,

**Write Register 1 (WR1):**



then the fixed vector, programmed in WR2, is returned from an interrupt acknowledge sequence. If the bit is set, then the vector returned from an interrupt acknowledge is variable as shown in the Interrupt Vector Table.


- D4,D3 Receive Interrupt Mode.
- 0 0 Receive Interrupts/DMA Disabled.
- 0 1 Receive Interrupt on First Character Only or Special Condition.
- 1 0 Interrupt on All Receive Characters of Special Condition (Parity Error is a Special Receive Condition).
- 1 1 Interrupt on All Receive Characters or Special Condition (Parity Error is not a Special Receive Condition).
- D5 Wait on Receive/Transmit—when the following conditions are met, the RDY pin is activated, otherwise it is held in the

High-Z state. (Conditions: Interrupt Enabled Mode, Wait Enabled, CS=0, A0=0/1, and A1=0). The RDY pin is pulled low when the transmitter buffer is full or the receiver buffer is empty and it is driven High when the transmitter buffer is empty or the receiver buffer is full. The RDY<sub>A</sub> and RDY<sub>B</sub> may be wired or connected since only one signal is active at any one time while the other is in the High Z state.

D6 Must be Zero.

D7 Wait Enable—enables the wait function.

**Write Register 2 (WR2): Channel A**




\*EXTERNAL STATUS INTERRUPT—ONLY IF EXT INTERRUPT ENABLE (WR1: D0) IS SET

D1,D0 System Configuration—These specify the data transfer from MPSC channels to the CPU, either interrupt or DMA based.

0 0 Channel A and Channel B both use interrupts.


- 0 1 Channel A uses DMA, Channel Buses interrupt.
- 1 0 Channel A and Channel B both use DMA.
- 1 1 Illegal Code.
- D2 Priority—this bit specifies the relative priorities of the internal MPSC interrupt/DMA sources.
  - 0 (Highest) RxA, TxA, RxB, TxBE<sub>x</sub>TA, ExTB (Lowest).
  - 1 (Highest) RxA, RxB, TxA, TxB, ExTA, ExTB (Lowest).
- D5,D4,D3 Interrupt Code—specifies the behavior of the MPSC when it receives an interrupt acknowledge sequence from the CPU. (See Interrupt Vector Mode Table).
- 0 X X Non-vector'd interrupts—intended for use with an external interrupt controller such as the 8259A.
- 1 0 0 8085 Vector Mode 1—intended for use as the primary MPSC in a daisy-chained priority structure.
- 1 0 1 8085 Vector Mode 2—intended for use as any secondary MPSC in a daisy-chained priority structure.
- 1 1 0 8086/88 Vector Mode—intended for use as either a primary or secondary in a daisy-chained priority structure.
- D6 Must be Zero.
- D7
  - 0 Pin 10 =  $\overline{RTS}_B$ .
  - 1 Pin 10 =  $\overline{SYNDET}_B$ .

**Write Register 2 (WR2): Channel B**



D7–D0 Interrupt vector—this register contains the value of the interrupt vector placed on the data bus during acknowledge sequences.

**Write Register 3 (WR3):**




0	0	Rx 5 BITS/CHAR
0	1	Rx 7 BITS/CHAR
1	0	Rx 6 BITS/CHAR
1	1	Rx 8 BITS/CHAR

D0 Receiver Enable—A one enables the receiver to begin. This bit should be set only after the receiver has been initialized.

D5 Auto Enables—A one written to this bit causes  $\overline{CD}$  to be an automatic enable signal for the receiver and  $\overline{CTS}$  to be an automatic enable signal for the transmitter. A zero written to this bit limits the effect of  $\overline{CD}$  and  $\overline{CTS}$  signals to setting/resetting their corresponding bits in the status register (RR0).

- D7,D6 Receiver Character length.
  - 0 0 Receive 5 Data bits/character.
  - 0 1 Receive 7 Data bits/character.
  - 1 0 Receive 6 Data bits/character.
  - 1 1 Receive 8 Data bits/character.


**Write Register 4 (WR4):**



- D0 Parity—a one in this bit causes a parity bit to be added to the programmed number of data bits per character for both the transmitted and received character. If the MPSC is programmed to receive 8 bits per character, the parity bit is not transferred to the microprocessor. With other receiver character lengths, the parity bit is transferred to the microprocessor.
- D1 Even/Odd Parity—if parity is enabled, a one in this bit causes the MPSC to transmit and expect even parity, and zero causes it to send and expect odd parity.
- D3,D2 Stop Bits.
  - 0 0 Selects synchronous modes.
  - 0 1 Async mode, 1 stop bit/character.
  - 1 0 Async mode, 1½ stop bits/character.
  - 1 1 Async mode, 2 stop bits/character.
- D7,D6 Clock mode—selects the clock/data rate multiplier for both the receiver and the transmitter. If the 1x mode is selected, bit synchronization must be done externally.

- 0 0 Clock rate = Data rate x 1.
- 0 1 Clock rate = Data rate x 16.
- 1 0 Clock rate = Data rate x 32.
- 1 1 Clock rate = Data rate x 64.

**Write Register 5 (WR5):**




- D1 Request to Send—a one in this bit forces the  $\overline{RTS}$  pin active (low) and zero in this bit forces the  $\overline{RTS}$  pin inactive (high).
- D3 Transmitter Enable—a zero in this bit forces a marking state on the transmitter output. If this bit is set to zero during data or sync character transmission, the marking state is entered after the character has been sent. If this bit is set to zero during transmission of a CRC character, sync or flag bits are substituted for the remainder of the CRC bits.
- D4 Send Break—a one in this bit forces the transmit data low. A zero in this bit allows normal transmitter operation.
- D6,D5 Transmit Character length.
  - 0 0 Transmit 5 or less bits/character.
  - 0 1 Transmit 7 bits/character.
  - 1 0 Transmit 6 bits/character.

1 1 Transmit 8 bits/character.

Bits to be sent must be right justified, least-significant bit first, e.g.:

D7 D6 D5 D4 D3 D2 D1 D0  
 0 0 B5 B4 B3 B2 B1 B0

**Read Register 0 (RR0):**



**D0** Receive Character Available—this bit is set when the receive FIFO contains data and is reset when the FIFO is empty.

**D1** Interrupt Pending—This Interrupt-Pending bit is reset when an E01 command is issued and there is no other interrupt request pending at that time. In vector mode, this bit is set at the falling edge of the second INTA in an INTA cycle for an internal interrupt request. In non-vector mode, this bit is set at the falling edge of RD input after pointer 2 is specified. This bit is always zero in Channel B.

**D2** Transmit Buffer Empty—This bit is set whenever the transmit buffer is empty except when CRC characters are being sent in a synchronous mode. This bit is reset when the transmit buffer is loaded. This bit is set after an MPSC reset.

**D3** Carrier Detect—This bit contains the state of the CD pin at the time of the last change of any of the External/Status bits ( $\overline{CD}$ , CTS, Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the  $\overline{CD}$  pin causes the  $\overline{CD}$  bit to be latched and causes an External/Status interrupt. This bit indicates current state of the  $\overline{CD}$  pin immediately following a Reset External/Status Interrupt command.


**D4** SYNDET—In asynchronous modes, the operation of this bit is similar to the CD status bit, except that it shows the state of the  $\overline{SYNDET}$  input. Any High-to-Low transition on the  $\overline{SYNDET}$  pin sets this bit, and causes an External/Status interrupt (if enabled). The Reset External/Status Interrupt command is issued to clear the interrupt. A Low-to-High transition clears this bit and sets the External/Status interrupt. When the External/Status interrupt is set by the change in state of any other input or condition, this bit shows the inverted state of the  $\overline{SYNDET}$  pin at time of the change. This bit must be read immediately following a Reset External/Status Interrupt command to read the current state of the  $\overline{SYNDET}$  input.

**D5** Clear to Send—this bit contains the inverted state of the  $\overline{CTS}$  pin at the time of the last change of any of the External/Status bits (CD,  $\overline{CTS}$ , Sync/Hunt, Break/Abort, or Tx Underrun/EOM). Any change of state of the  $\overline{CTS}$  pin causes the  $\overline{CTS}$  bit to be latched and causes an External/Status interrupt. This bit indicates the inverse of the current state of the  $\overline{CTS}$  pin immediately following a Reset External/Status Interrupt command.

**D7** Break—in the Asynchronous Receive mode, this bit is set when a Break sequence (null character plus framing error) is detected in the data stream. The External/Status interrupt, if enabled, is set when break is detected. The interrupt service routine must issue the Reset External/Status Interrupt command (WR0, Command 2) to the break detection logic so the Break sequence termination can be recognized.

The Break bit is reset when the termination of the Break sequence is detected in the incoming data stream. The termination of the Break sequence also causes the External/Status interrupt to be set. The Reset External/Status Interrupt command must be issued to enable the break detection logic to look for the next Break sequence. A single, extraneous null character is present in the receiver after the termination of a break; it should be read and discarded.

**Read Register 1 (RR1)**



**D0** All sent—this bit is set when all characters have been sent, in asynchronous modes. It is reset when characters are in the transmitter, in asynchronous modes. In synchronous modes, this bit is always set.


**D4** Parity Error—if parity is enabled, this bit is set for received characters whose parity does not match the programmed sense (Even/Odd). This bit is latched. Once an error occurs, it remains set until the Error Reset command is written.

**D5** Receive Overrun Error—this bit indicates that the receive FIFO has been overloaded by the receiver. The last character in the FIFO is overwritten and flag-

ged with this error. Once the overwritten character is read, this error condition is latched until reset by the Error Reset command. If the MPSC is in the “status affects vector” mode, the overrun causes a special Receive Error Vector.

**D6** Framing Error—in async modes, a one in this bit indicates a receive framing error. It can be reset by issuing an Error Reset command.

**Read Register 2 (RR2):**



**RR2** Channel B

**D7–D0** Interrupt vector—contains the interrupt vector programmed into WR2. If the “status affects vector” mode is selected, it contains the modified vector. (See WR2.) RR2 contains the modified vector for the highest priority interrupt pending. If no interrupts are pending, the variable bits in the vector are set to one.

## APPENDIX B

### MPSC-POLLED TRANSMIT/RECEIVE CHARACTER ROUTINES

```

MPSC$RX$INIT: procedure (cmd$port,
                        clock$rate, stop$bits, parity$type, parity$enable,
                        rx$char$length, rx$enable, auto$enable,
                        tx$char$length, tx$enable, dtr, brk, rts);

declare cmd$port      byte,
        clock$rate    byte,
        stop$bits     byte,
        parity$type   byte,
        parity$enable byte,
        rx$char$length byte,
        rx$enable     byte,
        auto$enable   byte,
        tx$char$length byte,
        tx$enable     byte,
        dtr           byte,
        brk           byte,
        rts           byte;

output(cmd$port)=30H;          /* channel reset */
output(cmd$port)=14H;         /* point to WR4 */
/* set clock rate, stop bits, and parity information */
output(cmd$port)=shl(clock$rate,6) or shl(stop$bits,2) or shl(parity$type,1)
                or parity$enable;

output(cmd$port)=13H;        /* point to WR3 */
/* set up receiver parameters */
output(cmd$port)=shl(rx$char$length,6) or rx$enable or shl(auto$enable,5);

output(cmd$port)=15H;        /* point to WR5 */
/* set up transmitter parameters */
output(cmd$port)=shl(tx$char$length,5) or shl(tx$enable,3) or shl(dtr,7)
                or shl(brk,4) or shl(rts,1);

end MPSC$RX$INIT;

```



```

MPSC$POLL$RCV$CHARACTER: procedure(data$port,cmd$port,character$ptr) byte;

    declare data$port      byte,
            cmd$port      byte,
            character$ptr pointer,
            character     based character$ptr byte,
            status        byte;

    declare char$avail    literally '1',
            rcv$error    literally '70H';

    /* wait for input character ready */
    while (input(cmd$port) and char$avail) <> 0 do; end;

    /* check for errors in received character */
    output(cmd$port)=1; /* point to RRI */
    if (status:=input(cmd$port) and rcv$error)
        then do;
            character=input(data$port); /* read character to clear MPSC */
            call RECEIVE$error(cmd$port,status); /* clear receiver errors */
            return 0; /* error return - no character avail */
        end;
    else do;
        character=input(data$port);
        return OFFH; /* good return - character avail */
    end;

end MPSC$POLL$RCV$CHARACTER;

MPSC$POLL$TRAN$CHARACTER: procedure(data$port,cmd$port,character);

    declare data$port      byte,
            cmd$port      byte,
            character     byte;

    declare tx$buffer$empty literally '4';

    /* wait for transmitter buffer empty */
    while not (input(cmd$port) and tx$buffer$empty) do; end;

    /* output character */
    output(data$port)=character;

end MPSC$POLL$TRAN$CHARACTER;

RECEIVE$error: procedure(cmd$port,status);

    declare cmd$port      byte,
            status        byte;

    output(cmd$port)=30H; /* error reset */

    /* *** other application dependent
       error processing should be placed here *** */

end RECEIVE$error;

```

```
TRANSMIT$BUFFER: procedure(buf$ptr,buf$length)

  declare
    buf$ptr      pointer,
    buf$length   byte;

  /* set up transmit buffer pointer and buffer length in global variables for
     interrupt service */
  tx$buffer$ptr=buf$ptr;
  transmit$length=buf$length;

  transmit$status=not$complete;          /* setup status for not complete */
  output(data$port)=transmit$buffer(0); /* transmit first character */
  transmit$index=1;                      /* first character transmitted */

  /* wait until transmission complete or error detected */
  while transmit$status = not$complete do; end;
  if transmit$status <> complete
    then return false;
    else return true;

end TRANSMIT$BUFFER;
```

```
RECEIVE$BUFFER: procedure (buf$ptr,buf$length$ptr);

  declare
    buf$ptr      pointer,
    buf$length$ptr pointer,
    buf$length   based buf$length$ptr byte;

  /* set up receive buffer pointer in global variable for interrupt service */
  rx$buffer$ptr=buf$ptr;
  receive$index=0;

  receive$status=not$complete;          /* set status to not complete */
  /* wait until buffer received */
  while receive$status = not$complete do; end;
  buf$length=receive$length;
  if receive$status = complete
    then return true;
    else return false;

end RECEIVE$BUFFER;
```

```
MPSC$RECEIVE$CHARACTER$INT: procedure interrupt 22H;
```

```
/* ignore input if no open buffer */
if receive$status <> not$complete then return;

/* check for receive buffer overrun */
if receive$index = 128
then receive$status=overrun;
else do;
  /* read character from MPSC and place in buffer - note that the
  parity of the character must be masked off during this step if
  the character is less than 8 bits (e.g., ASCII) */
  receive$buffer(receive$index),character=input(data$port) and 7FH;
  receive$index=receive$index+1; /* update receive buffer index */

  /* check for line feed to end line */
  if character = line$feed
  then do; receive$length=receive$index; receive$status=complete; end;
end;
```

```
end MPSC$RECEIVE$CHARACTER$INT;
```

```
MPSC$TRANSMIT$CHARACTER$INT: procedure interrupt 20H;
```

```
/* check for more characters to transfer */
if transmit$index < transmit$length
then do;
  /* write next character from buffer to MPSC */
  output(data$port)=transmit$buffer(transmit$index);
  transmit$index=transmit$index+1; /* update transmit buffer index */
end;
else transmit$status=complete;
```

```
end MPSC$TRANSMIT$CHARACTER$INT;
```

```
RECEIVE$ERROR$INT: procedure interrupt 23H;
```

```
declare
  temp                byte; /* temporary character storage */

output(cmd$port)=1; /* point to RRI */
receive$status=input(cmd$port);
temp=input(data$port); /* discard character */
output(cmd$port)=error$reset; /* send error reset */

/* *** other application dependent
error processing should be placed here *** */
```

```
end RECEIVE$ERROR$INT;
```

```
EXTERNAL$STATUS$CHANGE$INT: procedure interrupt 21H;
```

```
transmit$status=input(cmd$port) /* input status change information */
output(cmd$port)=reset$ext$status;

/* *** other application dependent
error processing should be placed here *** */
```

```
end EXTERNAL$STATUS$CHANGE$INT;
```

## APPENDIX C

### INTERRUPT-DRIVEN TRANSMIT/RECEIVE SOFTWARE

```

declare
/* global variables for buffer manipulation */

rx$buffer$ptr      pointer,          /* pointer to receive buffer */
receive$buffer based rx$buffer$ptr(128) byte,
receive$status     byte initial(0),  /* indicates receive buffer status */
receive$index      byte,            /* current index into receive buffer */
receive$length     byte,            /* length of final receive buffer */

tx$buffer$ptr      pointer,          /* pointer to transmit buffer */
transmit$buffer based tx$buffer$ptr(128) byte,
transmit$status    byte initial(0),  /* indicates transmit buffer status */
transmit$index     byte,            /* current index into transmit buffer */
transmit$length    byte,            /* length of buffer to be transmitted */

cmd$port           literally `43H`,
data$port          literally `41H`,
a$cmd$port         literally `42H`,
b$cmd$port         literally `43H`,
line$feed          literally `0AH`,
not$complete       literally `0`,
complete           literally `0FFH`,
overrun            literally `1`,

channel$reset      literally `18H`,
error$reset        literally `30H`,
reset$ext$status   literally `10H`;

```

```

MPSC$INT$INIT: procedure (clock$rate, stop$bits, parity$type, parity$enable,
                          rx$char$length, rx$enable, auto$enable,
                          tx$char$length, tx$enable, dtr, brk, rts,
                          ext$en, tx$en, rx$en, stat$affects$vector,
                          config, priority, vector$int$mode, int$vector);

declare
  clock$rate      byte,      /* 2-bit code for clock rate divisor */
  stop$bits       byte,      /* 2-bit code for number of stop bits */
  parity$type     byte,      /* 1-bit parity type */
  parity$enable   byte,      /* 1-bit parity enable */
  rx$char$length  byte,      /* 2-bit receive character length */
  rx$enable       byte,      /* 1-bit receiver enable */
  auto$enable     byte,      /* 1-bit auto enable flag */
  tx$char$length  byte,      /* 2-bit transmit character length */
  tx$enable       byte,      /* 1-bit transmitter enable */
  dtr             byte,      /* 1-bit status of DTR pin */
  brk            byte,      /* 1-bit data link break enable */
  rts            byte,      /* 1-bit status of RTS pin */
  ext$en         byte,      /* 1-bit external/status enable */
  tx$en         byte,      /* 1-bit Tx interrupt enable */
  rx$en         byte,      /* 2-bit Rx interrupt enable/mode */
  stat$affects$vector byte, /* 1-bit status affects vector flag */
  config         byte,      /* 2-bit system config - int/DMA */
  priority       byte,      /* 1-bit priority flag */
  vector$int$mode byte,      /* 3-bit interrupt mode code */
  int$vector     byte;      /* 8-bit interrupt type code */

  output(b$cmd$port)=channel$reset; /* channel reset */

  output(b$cmd$port)=14H;           /* point to WR4 */
  /* set clock rate, stop bits, and parity information */
  output(b$cmd$port)=shl(clock$rate,6) or shl(stop$bits,2) or shl(parity$type,1)
                    or parity$enable;

  output(b$cmd$port)=13H;           /* point to WR3 */
  /* set up receiver parameters */
  output(b$cmd$port)=shl(rx$char$length,6) or rx$enable or shl(auto$enable,5);

  output(b$cmd$port)=15H;           /* point to WR5 */
  /* set up transmitter parameters */
  output(b$cmd$port)=shl(tx$char$length,5) or shl(tx$enable,3) or shl(dtr,7)
                    or shl(brk,4) or shl(rts,1);

  output(b$cmd$port)=12H;           /* point to WR2 */
  /* set up interrupt vector */
  output(b$cmd$port)=int$vector;

  output(a$cmd$port)=12H;           /* point to WR2, channel A */
  /* set up interrupt modes */
  output(a$cmd$port)=shl(vector$int$mode,3) or shl(priority,2) or config;

  output(b$cmd$port)=11H;           /* point to WR1 */
  /* set up interrupt enables */
  output(b$cmd$port)=shl(rx$en,3) or shl(stat$affects$vector,2) or shl(tx$en,1)
                    or ext$en;

end MPSC$INT$INIT;

```

## APPENDIX D

### APPLICATION EXAMPLE USING SDK-86

This application example shows the 8274 in a simple iAPX-86/88 system. The 8274 controls two separate asynchronous channels using its internal interrupt controller to request all data transfers. The 8274 driver software is described which transmits and receives data buffers provided by the CPU. Also, status registers are maintained in system memory to allow the CPU to monitor progress of the buffers and error conditions.

#### THE HARDWARE INTERFACE

Nothing could be easier than the hardware design of an interrupt-driven 8274 system. Simply connect the data bus lines, a few bus control lines, supply a timing clock for baud rate and, voila, it's done! For this example, the ubiquitous SDK-86 is used as the host CPU system. The 8274 interface is constructed on the wire-wrap area provided. While discussing the hardware interface, please refer to Diagram 1.

Placing the 8274 on the lower 8 bits of the 8086 data bus allows byte-wide data transfers at even I/O addresses. For simplicity, the 8274's CS/ input is generated by combining the M-IO/ select line with address line A7 via a 7432. This places the 8274 address range in multiple spots within the 8086 I/O address space. (While fine for this example, a more complete address decoding is recommended for actual prototype systems.) The 8086's A1 and A2 address lines are connected to the A0 and A1 8274 register select inputs respectively. Although other port assignments are possible because of the overlapping address spaces, the following I/O port assignments are used in this example:

Port Function	I/O Address
Data channel A	0000H
Command/status A	0002H
Data channel B	0004H
Command/status B	0006H

To connect the 8274's interrupt controller into the system an inverter and pull-up resistor are needed to convert the 8274's active-low, interrupt-request output, IRQ, into the correct polarity for the 8086's INTR interrupt input. The 8274 recognizes interrupt-acknowledge bus cycles by connecting the INTA (INTerrupt Acknowledge) lines of the 8274 and 8086 together.

The 8274 Read and Write lines directly connect to the respective 8086 lines. The RESET line requires an inverter. The system clock for the 8274 is provided by the PCLK (peripheral clock) output of the 8284A clock generator.

On the 8274's serial side, traditional 1488 and 1489 RS-232 drivers and receivers are used for the serial interface. The onboard baud rate generator supplies the channel baud rate timing. In this example, both sides of both channels operate at the same baud rate although this certainly is not a requirement. (On the SDK-86, the baud rate selection is hard-wired thru jumpers. A more flexible approach would be to incorporate an 8253 Programmable Interval Timer to allow software-configurable baud rate selection.)

That's all there is to it. This hardware interface is completely general-purpose and supports all of the 8274 features except the DMA data transfer mode which requires an external DMA controller. Now let's look at the software interface.

#### SOFTWARE INTERFACE

In this example, it is assumed that the 8086 has better things to do rather than continuously run a serial channel. Presenting the software as a group of callable procedures lets the designer include them in the main body of another program. The interrupt-driven data transfers give the effect that the serial channels are handled in the background while the main program is executing in the foreground. There are five basic procedures: a serial channel initialization routine and buffer handling routines for the transmit and receive data buffers of each channel. Appendix D-1 shows the entire software listing. Listing line numbers are referenced as each major routing is discussed.

The channel initialization routine (INITIAL 8274), starting with line #203, simply sets each channel into a particular operating mode by loading the command registers of the 8274. In normal operation, once these registers are loaded, they are rarely changed. (Although this example assumes a simple asynchronous operating mode, the concept is easily extended for the byte- and bit-synchronous modes.)




Figure D-1. 8274/SDK-86 Hardware Interface

The channel operating modes are contained in two tables starting with line #163. As the 8274 has only one command register per channel, the remaining seven registers are loaded indirectly through the WR0 (Write Register 0) register. The first byte of each table entry is the register pointer value which is loaded into WR0 and the second byte is the value for that particular register.

The indicated modes set the 8274 for asynchronous operation with data characters 8 bits long, no parity, and 2 stop bits. An X16 baud rate clock is assumed. Also selected is the "interrupt on all RX character" mode with a variable interrupt vector compatible with the 8086/8088. The transmitters are enabled and all model control lines are put in their active state.

In addition to initializing the 8274, this routine also sets up the appropriate interrupt vectors. The 8086 assumes the first 1K bytes of memory contain up to 256 separate interrupt vectors. On the SDK-86 the initial 2K bytes of memory is RAM and therefore must be initialized with the appropriate vectors. (In a prototype system, this initial memory is probably ROM, thus the vector set-up is not needed.) The 8274 supplies up to eight different interrupt vectors. These vectors are developed from internal conditions such as data requests, status changes, or error conditions for each channel. The initialization routine arbitrarily assumes that the initial 8274 vector corresponds to 8086 vector location 80H (memory location 200H). This choice is arbitrary since the 8274 initial vector location is programmable.

Finally, the initialization routine sets up the status and flag in RAM. The meaning and use of these locations are discussed later.

Following the initialization routine are those for the transmit commands (starting with line #268). These commands assume that the host CPU has initialized the publically declared variables for the transmit buffer pointer, TX\_POINTER\_CHx, and the buffer length, TX\_LENGTH\_CHx. The transmit command routines simply clear the transmitter empty flag, TX\_EMPTY\_CHx, and load the first character of the buffer into the transmitter. It is necessary to load the first character in this manner since transmitter interrupts are generated only when the 8274's transmit data buffer becomes empty. It is the act of becoming empty which generates the interrupt not simply the buffer being empty, thus the transmitter needs one character to start.

The host CPU can monitor the transmitter empty flag, TX\_EMPTY\_CHx, in order to determine when transmission of the buffer is complete. Obviously, the CPU should only call the command routine after first checking that the empty flag is set.

After returning to the main program, all transmitter data transfers are handled via the transmitter-interrupt service routines starting at lines #360 and #443. These routines start by issuing an End-Of-Interrupt command to the 8274. (This command resets the internal-interrupt controller logic of the 8274 for this particular vector and opens the logic for other internal interrupt requests. The routines next check the length count. If the buffer is completely transmitted, the transmitter empty flag, TX\_EMPTY\_CHx, is set and a command is issued to the 8274 to reset its interrupt line. Assuming that the buffer is not completely transmitted, the next character is output to the transmitter. In either case, an interrupt return is executed to return to the main CPU program.

The receiver commands start at line #314. Like the transmit commands, it is assumed that the CPU has initialized the receive-buffer-pointer public variable, RX\_POINTER\_CHx. This variable points to the first location in an empty receive buffer. The command routines clear the receiver ready flag, RX\_READY\_CHx, and then set the receiver enable bit in the 8274 WR3 register. With the receiver now enabled, any received characters are placed in the receive buffer using interrupt-driven data transfers.

The received data service routines, starting at lines #402 and #485, simply place the received character in the buffer after first issuing the EOI command. The character is then compared to an ASCII CR. An ASCII CR causes the routine to set the receiver ready flag, RX\_READY\_CHx, and to disable the receiver. The CPU can interrogate this flag to determine when the buffer contains a new line of data. The receive buffer pointer, RX\_POINTER\_CHx, points to the last received character and the receive counter, RX\_COUNTER\_CHx, contains the length.

That completes our discussion of the command routines and their associated interrupt service routines. Although not used by the commands, two additional service routines are included for completeness. These routines handle the error and status-change interrupt vectors.

The error service routines, starting at lines #427 and #510, are vectored to if a special receive condition is detected by the 8274. These special receive conditions include parity, receiver overrun, and framing errors. When this vector is generated, the error condition is indicated in RR1 (Read Register 1). The error service routine issues an EO1 command, reads RR1 and places it in the ERROR\_MSG\_CHx variable, and then issues



a reset error command to the 8274. The CPU can monitor the error message location to detect error conditions. The designer, of course, can supply his own error service routine.

Similarly, the status-change routines (starting lines #386 and #469) are initiated by a change in the modem-control status lines CTS/, CD/, or SYNDET/. (Note that WR2 bit 0 controls whether the 8274 generates interrupts based upon changes in these lines. Our WR2 parameter is such that the 8274 is programmed to ignore changes for these inputs.) The service routines simply

read RR0, place its contents in the STATUS\_MSG-\_CHx variable and then issue a reset external status command. Read Register 0 contains the state of the modem inputs at the point of the last change.

Well, that's it. This application example has presented useful, albeit very simple, routines showing how the 8274 might be used to transmit and receive buffers using an asynchronous serial format. Extensions for byte- or bit-synchronous formats would require no hardware changes due to the highly programmable nature of the 8274's serial formats.

### 8274 APPLICATION BRIEF PROGRAM

MCS-86 MACRO ASSEMBLER ASYNCB

ISIS-II MCS-86 MACRO ASSEMBLER V2.1 ASSEMBLY OF MODULE ASYNCB  
 OBJECT MODULE PLACED IN :F1:ASYNCB.OBJ  
 ASSEMBLER INVOKED BY: ASM86 :F1:ASYNCB.SRC

```

LOC OBJ          LINE  SOURCE
1                ;*****
2                ;*
3                ;*      8274 APPLICATION BRIEF PROGRAM      *
4                ;*
5                ;*
6                ;*
7                ;* THE 8274 IS INITIALIZED FOR SIMPLE ASYNCHRONOUS SERIAL *
8                ;* FORMAT AND VECTORED INTERRUPT-DRIVEN DATA TRANSFERS. *
9                ;* THE INITIALIZATION ROUTINE ALSO LOADS THE 8086'S INTERRUPT *
10               ;* VECTOR TABLE FROM THE CODE SEGMENT INTO LOW RAM ON THE *
11               ;* SDK-86. THE TRANSMITTER AND RECEIVER ARE LEFT ENABLED. *
12               ;*
13               ;* FOR TRANSMIT, THE CPU PASSES IN MEMORY THE POINTER OF A *
14               ;* BUFFER TO TRANSMIT AND THE BYTE LENGTH OF THE BUFFER. *
15               ;* THE DATA TRANSFER PROCEED USING INTERRUPT-DRIVEN TRANSFERS. *
16               ;* A STATUS BIT IN MEMORY IS SET WHEN IF BUFFERS IS EMPTY. *
17               ;*
18               ;* FOR RECEIVE, THE CPU PASSES THE POINTER OF A BUFFER TO FILL. *
19               ;* THE BUFFER IS FILLED UNTIL A 'CR_CHR' CHARACTER IS RECEIVED. *
20               ;* A STATUS BIT IS SET AND THE CPU MAY READ THE RX POINTER TO *
21               ;* DETERMINE THE LOCATION OF THE LAST CHARACTER. *
22               ;*
23               ;* ALL ROUTINES ARE ASSUMED TO EXIST IN THE SAME CODE SEGMENT. *
24               ;* CALL'S TO THE SERVICE ROUTINES ARE ASSUMED TO BE "SHORT" OR *
25               ;* INTRASEGMENT (ONLY THE RETURN ADDRESS IP IS ON THE STACK). *
26               ;*
27               ;*
28               ;*
29               ;*
30               ;*****
  
```

# AP-134

MCS-86 MACRO ASSEMBLER ASYNCR

```

LOC  OBJ      LINE  SOURCE
31
32      NAME    ASYNCR ;MODULE NAME
33
34      ;PUBLIC DECLARATIONS FOR COMMAND ROUTINES
35
36      PUBLIC INITIAL_8274 ;INITIALIZATION ROUTINE
37      PUBLIC TX_COMMAND_CHB ;TX BUFFER COMMAND CHANNEL B
38      PUBLIC TX_COMMAND_CHA ;TX BUFFER COMMAND CHANNEL A
39      PUBLIC RX_COMMAND_CHB ;RX BUFFER COMMAND CHANNEL B
40      PUBLIC RX_COMMAND_CHA ;RX BUFFER COMMAND CHANNEL A
41
42      ;PUBLIC DECLARATIONS FOR STATUS VARIABLES
43
44      PUBLIC RX_READY_CHB ;RX READY FLAG CHB
45      PUBLIC RX_READY_CHA ;RX READY FLAG CHA
46      PUBLIC TX_EMPTY_CHB ;TX EMPTY FLAG CHB
47      PUBLIC TX_EMPTY_CHA ;TX EMPTY FLAG CHA
48      PUBLIC RX_COUNT_CHB ;RX BUFFER COUNTER CHB
49      PUBLIC RX_COUNT_CHA ;RX BUFFER COUNTER CHA
50      PUBLIC ERROR_MSG_CHB ;ERROR FLAG CHB
51      PUBLIC ERROR_MSG_CHA ;ERROR FLAG CHA
52      PUBLIC STATUS_MSG_CHB ;STATUS FLAG CHB
53      PUBLIC STATUS_MSG_CHA ;STATUS FLAG CHA
54
55      ;PUBLIC DECLARATIONS FOR VARIABLES PASSED TO THE TRANSMIT
56      ;AND RECEIVE COMMANDS.
57
58      PUBLIC TX_POINTER_CHB ;TX BUFFER POINTER FOR CHB
59      PUBLIC TX_LENGTH_CHB ;TX LENGTH OF BUFFER FOR CHB
60      PUBLIC TX_POINTER_CHA ;TX BUFFER POINTER FOR CHA
61      PUBLIC TX_LENGTH_CHA ;TX LENGTH OF BUFFER FOR CHA
62      PUBLIC RX_POINTER_CHB ;RX BUFFER POINTER FOR CHB
63      PUBLIC RX_POINTER_CHA ;RX BUFFER POINTER FOR CHA
64
65      ;I/O PORT ASSIGNMENTS
66
67      ;CHANNEL A PORT ASSIGNMENTS
68
0000    69      DATA_PORT_CHA      EQU    0           ;DATA I/O PORT
0002    70      COMMAND_PORT_CHA EQU    2           ;COMMAND PORT
0002    71      STATUS_PORT_CHA   EQU    COMMAND_PORT_CHA ;STATUS PORT
72
73      ;CHANNEL B PORT ASSIGNMENTS
74
0004    75      DATA_PORT_CHB      EQU    4           ;DATA I/O PORT
0006    76      COMMAND_PORT_CHB   EQU    6           ;COMMAND PORT
0006    77      STATUS_PORT_CHB   EQU    COMMAND_PORT_CHB ;STATUS PORT
78
79      ;MISC. SYSTEM EQUATES
80
0000    81      CR_CHAR      EQU    0DH ;ASCII CR CHARACTER CODE
0200    82      INT_TABLE_BASE EQU    200H ;INT. VECTOR BASE ADDRESS
0500    83      CODE_START   EQU    500H ;START LOCATION FOR CODE
84
85 +1 $EJECT
86
87      ;RAM ASSIGNMENTS FOR DATA SEGMENT
88
89      DATA  SEGMENT
90

```

# AP-134

MCS-86 MACRO ASSEMBLER    ASYNCB

```

LOC  OBJ                LINE  SOURCE
                                91  ;VECTOR INTERRUPT TABLE - ASSUME INITIAL 0274 INTERRUPT
                                92  ;VECTOR IS NUMBER 00 (0200H).  FOR EACH VECTOR, THE TABLE
                                93  ;CONTAINS START LOCATION AND CODE SEGMENT REGISTER VALUE.
                                94  ;THE TABLE IS LOADED FROM PROM.
                                95
0200  0200                96          ORG      INT_TABLE_BASE
                                97
0200  0000                98  TX_VECTOR_CHB  DW      0      ;TX INTERRUPT VECTOR FOR CHB
0202  0000                99  TX_CS_CHB     DW      0
                                100
0204  0000                101  STS_VECTOR_CHB DW      0      ;STATUS INTERRUPT VECTOR FOR CHB
0206  0000                102  STS_CS_CHB   DW      0
                                103
0208  0000                104  RX_VECTOR_CHB DW      0      ;RX INTERRUPT VECTOR FOR CHB
020A  0000                105  RX_CS_CHB   DW      0
                                106
020C  0000                107  ERR_VECTOR_CHB DW      0      ;ERROR INTERRUPT VECTOR FOR CHB
020E  0000                108  ERR_CS_CHB   DW      0
                                109
0210  0000                110  TX_VECTOR_CHA  DW      0      ;TX INTERRUPT VECTOR FOR CHA
0212  0000                111  TX_CS_CHA   DW      0
                                112
0214  0000                113  STS_VECTOR_CHA DW      0      ;STATUS INTERRUPT VECTOR FOR CHA
0216  0000                114  STS_CS_CHA   DW      0
                                115
0218  0000                116  RX_VECTOR_CHA  DW      0      ;RX INTERRUPT VECTOR FOR CHA
021A  0000                117  RX_CS_CHA   DW      0
                                118
021C  0000                119  ERR_VECTOR_CHA DW      0      ;ERROR INTERRUPT VECTOR FOR CHA
021E  0000                120  ERR_CS_CHA   DW      0
                                121
                                122  ;MISC RAM LOCATIONS FOR CHANNEL STATUS AND POINTERS
                                123
                                124  ;CHANNEL B POINTERS AND STATUS
                                125
0220  0000                126  TX_POINTER_CHB DW      0      ;TX BUFFER POINTER FOR CHB
0222  0000                127  TX_LENGTH_CHB DW      0      ;TX BUFFER LENGTH FOR CHB
0224  0000                128  RX_POINTER_CHB DW      0      ;RX BUFFER POINTER FOR CHB
0226  0000                129  RX_COUNT_CHB  DW      0      ;RX LENGTH COUNTER FOR CHB
0228  00                130  TX_EMPTY_CHB  DB      0      ;TX DONE FLAG
0229  00                131  RX_READY_CHB  DB      0      ;READY FLAG (1 IF CR_CHR RECEIVED, ELSE 0)
022A  00                132  STATUS_MSG_CHB DB      0      ;STATUS CHANGE MESSAGE
022B  00                133  ERROR_MSG_CHB DB      0      ;ERROR STATUS LOCATION (0 IF NO ERROR)
                                134
                                135  ;CHANNEL A POINTERS AND STATUS
                                136
022C  0000                137  TX_POINTER_CHA DW      0      ;TX BUFFER POINTER FOR CHA
022E  0000                138  TX_LENGTH_CHA DW      0      ;TX BUFFER LENGTH FOR CHA
0230  0000                139  RX_POINTER_CHA DW      0      ;RX BUFFER POINTER FOR CHA
0232  0000                140  RX_COUNT_CHA  DW      0      ;RX LENGTH COUNTER FOR CHA
0234  00                141  TX_EMPTY_CHA  DB      0      ;TX DONE FLAG
0235  00                142  RX_READY_CHA  DB      0      ;READY FLAG (1 IF CR_CHR RECEIVED, ELSE 0)
0236  00                143  STATUS_MSG_CHA DB      0      ;STATUS CHANGE MESSAGE
0237  00                144  ERROR_MSG_CHA DB      0      ;ERROR STATUS LOCATION (0 IF NO ERROR)
                                145
                                146          DATA  ENDS
                                147
                                148 +1 $EJECT

```

# AP-134

MCS-86 MACRO ASSEMBLER ASYNCR

```

LOC  OBJ      LINE  SOURCE
-----
149
150          ABC   SEGMENT
151          ASSUME CS:ABC,DS:DATA,SS:DATA
0500 152          ORG   CODE_START
153
154          ;*****
155          ;*
156          ;*           PARAMETERS FOR CHANNEL INITIALIZATION           ;*
157          ;*
158          ;*****
159
160          ;CHANNEL B PARAMETERS
161
162          ;WR1 - INTERRUPT ON ALL RX CHR, VARIABLE INT VECTOR, TX INT ENABLE
0500 01 163          CHDSTRB DB 1,16H
0501 16
164          ;WR2 - INTERRUPT VECTOR
0502 02 165          DB 2,(INT_TABLE_BASE/4)
0503 00
166          ;WR3 - RX 8 BITS/CHR, RX DISABLE
0504 03 167          DB 3,0C0H
0505 00
168          ;WR4 - X16 CLOCK, 2 STOP BITS, NO PARITY
0506 04 169          DB 4,4CH
0507 4C
170          ;WR5 - DTR ACTIVE, TX 8 BITS/CHR, TX ENABLE, RTS ACTIVE
0508 05 171          DB 5,0EAH
0509 EA
172          ;WR6 AND WR7 NOT REQUIRED FOR ASYNC
050A 00 173          DB 0,0
050B 00
174
175          ;CHANNEL A PARAMETERS
176
177          ;WR1 - INTERRUPT ON ALL RX CHR, TX INT ENABLE
050C 01 178          CHDSTRA DB 1,12H
050D 12
179          ;WR2 - VECTORED INTERRUPT FOR 0086
050E 02 180          DB 2,30H
050F 30
181          ;WR3 - RX 8 BITS/CHR, RX DISABLE
0510 03 182          DB 3,0C0H
0511 00
183          ;WR4 - X16 CLOCK, 2 STOP BITS, NO PARITY
0512 04 184          DB 4,4CH
0513 4C
185          ;WR5 - DTR ACTIVE, TX 8 BITS/CHR, TX ENABLE, RTS ACTIVE
0514 05 186          DB 5,0EAH
0515 EA
187          ;WR6 AND WR7 NOT REQUIRED FOR ASYNC
0516 00 188          DB 0,0
0517 00
189
190 +1 $EJECT

```

# AP-134

MCS-86 MACRO ASSEMBLER    ASYNCR

```

LOC OBJ          LINE  SOURCE
191
192              ; START OF COMMAND ROUTINES
193
194              ; *****
195              ; *
196              ; *   INITIALIZATION COMMAND FOR THE 8274 - THE 8274   *
197              ; *   IS SETUP ACCORDING TO THE PARAMETERS STORED IN   *
198              ; *   PROM ABOVE STARTING AT CMSTRB FOR CHANNEL B AND   *
199              ; *   CMSTRA FOR CHANNEL A.                             *
200              ; *
201              ; *****
202
0518             203  INITIAL_8274:
204              ; COPY INTERRUPT VECTOR IP AND CS VALUES FROM PROM TO RAM
0518 C70600020806 205          MOV     TX_VECTOR_CHB, OFFSET XMTINB ; TX DATA VECTOR CHB
051E 8C0E0202     206          MOV     TX_CS_CHB, CS
0522 C70604023506 207          MOV     STS_VECTOR_CHB, OFFSET STRINB ; STATUS VECTOR CHB
0528 8C0E0602     208          MOV     STS_CS_CHB, CS
052C C70608024906 209          MOV     RX_VECTOR_CHB, OFFSET RCVINB ; RX DATA VECTOR CHB
0532 8C0E0A02     210          MOV     RX_CS_CHB, CS
0536 C7060C027706 211          MOV     ERR_VECTOR_CHB, OFFSET ERRINB ; ERROR VECTOR CHB
053C 8C0E0A02     212          MOV     RX_CS_CHB, CS
0540 C70610028C06 213          MOV     TX_VECTOR_CHA, OFFSET XMTINA ; TX DATA VECTOR CHA
0546 8C0E1202     214          MOV     TX_CS_CHA, CS
054A C7061402B906 215          MOV     STS_VECTOR_CHA, OFFSET STRAINA ; STATUS VECTOR CHA
0550 8C0E1602     216          MOV     STS_CS_CHA, CS
0554 C7061802CD06 217          MOV     RX_VECTOR_CHA, OFFSET RCVINA ; RX DATA VECTOR CHA
055A 8C0E1A02     218          MOV     RX_CS_CHA, CS
055E C7061C02FB06 219          MOV     ERR_VECTOR_CHA, OFFSET ERRINA ; ERROR VECTOR CHA
0564 8C0E1E02     220          MOV     ERR_CS_CHA, CS
221
222              ; COPY SETUP TABLE PARAMETERS INTO 8274
223
0568 BF0005       224          MOV     DI, OFFSET CMDSRB ; INITIALIZE CHB
056B BA0600       225          MOV     DX, COMMAND_PORT_CHB
056E E82E00       226          CALL    SETUP ; COPY CHB PARAMETERS
0571 BF0C05       227          MOV     DI, OFFSET CMSTRA ; INITIALIZE CHA
0574 BA0200       228          MOV     DX, COMMAND_PORT_CHA
0577 E82500       229          CALL    SETUP ; COPY CHA PARAMETERS
230
231              ; INITIALIZE STATUS BYTES AND FLAGS
232
057A B80000       233          MOV     AX, 0
057D A22B02       234          MOV     ERROR_MSG_CHB, AL ; CLEAR ERROR FLAG CHB
0580 A23702       235          MOV     ERROR_MSG_CHA, AL ; CLEAR ERROR FLAG CHA
0583 A22A02       236          MOV     STATUS_MSG_CHB, AL ; CLEAR STATUS FLAG CHB
0586 A23602       237          MOV     STATUS_MSG_CHA, AL ; CLEAR STATUS FLAG CHA
0589 A32602       238          MOV     RX_COUNT_CHB, AX ; CLEAR RX COUNTER CHB
058C A33202       239          MOV     RX_COUNT_CHA, AX ; CLEAR RX COUNTER CHA
058F B001         240          MOV     AL, 1
0591 A22902       241          MOV     RX_READY_CHB, AL ; SET RX DONE FLAG CHB
0594 A23502       242          MOV     RX_READY_CHA, AL ; SET RX DONE FLAG CHA
0597 A22802       243          MOV     TX_EMPTY_CHB, AL ; SET TX DONE FLAG CHB
059A A23402       244          MOV     TX_EMPTY_CHA, AL ; SET TX DONE FLAG CHA
059D FB          245          STI ; ENABLE INTERRUPTS
059E C3          246          RET ; RETURN - DONE WITH SETUP
247
059F 8A05         248          SETUP: MOV     AL, [DI] ; PARAMETER COPYING ROUTINE
05A1 3C00         249          CMP     AL, 0
05A3 7404         250          JE     DONE

```

```

LOC OBJ          LINE  SOURCE
05A5 EE          251      OUT   DX, AL          ;OUTPUT PARAMETER
05A6 47          252      INC   DI            ;POINT AT NEXT PARAMETER
05A7 EBF6        253      JMP   SETUP        ;GO LOAD IT
05A9 C3          254      DONE: RET          ;DONE - SO RETURN
                255
                256 +1 $EJECT
                257
                258      ;*****
                259      ;*
                260      ;* TX CHANNEL B COMMAND ROUTINE - ROUTINE IS CALLED TO
                261      ;* TRANSMIT A BUFFER. THE BUFFER STARTING ADDRESS,
                262      ;* TX_POINTER_CHB, AND THE BUFFER LENGTH, TX_LENGTH_CHB,
                263      ;* MUST BE INITIALIZED BY THE CALLING PROGRAM.
                264      ;* BOTH ITEMS ARE WORD VARIABLES.
                265      ;*
                266      ;*****
                267
05AA            268      TX_COMMAND_CHB:
05AA 50          269      PUSH  AX          ;SAVE REGISTERS
05AB 57          270      PUSH  DI
05AC 52          271      PUSH  DX
05AD C605280200  272      MOV   TX_EMPTY_CHB, 0 ;CLEAR EMPTY FLAG
05B2 8A0400      273      MOV   DX, DATA_PORT_CHB ;SETUP PORT POINTER
05B5 8B3E2002    274      MOV   DI, TX_POINTER_CHB ;GET TX BUFFER POINTER CHB
05B9 8A05        275      MOV   AL, [DI]      ;GET FIRST CHARACTER TO TX
05BB EE          276      OUT   DX, AL      ;OUTPUT IT TO 8274 TO GET IT STARTED
05BC 5A          277      POP   DX
05BD 5F          278      POP   DI
05BE 58          279      POP   AX
05BF C3          280      RET            ;RETURN
                281
                282      ;*****
                283      ;*
                284      ;* TX CHANNEL A COMMAND ROUTINE - ROUTINE IS CALLED TO
                285      ;* TRANSMIT A BUFFER. THE BUFFER STARTING ADDRESS,
                286      ;* TX_POINTER_CHA, AND THE BUFFER LENGTH, TX_LENGTH_CHA,
                287      ;* MUST BE INITIALIZED BY THE CALLING PROGRAM.
                288      ;* BOTH ITEMS ARE WORD VARIABLES.
                289      ;*
                290      ;*****
                291
05C0            292      TX_COMMAND_CHA:
05C0 50          293      PUSH  AX          ;SAVE REGISTERS
05C1 57          294      PUSH  DI
05C2 52          295      PUSH  DX
05C3 C605340200  296      MOV   TX_EMPTY_CHA, 0 ;CLEAR EMPTY FLAG
05C8 8A0000      297      MOV   DX, DATA_PORT_CHA ;SETUP PORT POINTER
05CB 8B3E2002    298      MOV   DI, TX_POINTER_CHA ;GET TX BUFFER POINTER CHA
05CF 8A05        299      MOV   AL, [DI]      ;GET FIRST CHARACTER TO TX
05D1 EE          300      OUT   DX, AL      ;OUTPUT IT TO 8274 TO GET IT STARTED
05D2 5A          301      POP   DX
05D3 5F          302      POP   DI
05D4 58          303      POP   AX
05D5 C3          304      RET            ;RETURN
                305
                306      ;*****
                307      ;*
                308      ;* RX COMMAND FOR CHANNEL B - THE CALLING ROUTINE MUST
                309      ;* INITIALIZE RX_POINTER_CHB TO POINT AT THE RECEIVE
                310      ;* BUFFER BEFORE CALLING THIS ROUTINE.

```

MCS-86 MACRO ASSEMBLER ASYNCB

```

LOC OBJ          LINE  SOURCE
311              311      ;*
312              312      ;*****
313              313
05D6             314      RX_COMMAND_CHB:
05D6 50          315      PUSH  AX          ;SAVE REGISTERS
05D7 52          316      PUSH  DX
05D8 C06290200   317      MOV   RX_READY_CHB, 0 ;CLEAR RX READY FLAG
05D9 C7062602000 318      MOV   RX_COUNT_CHB, 0 ;CLEAR RX COUNTER
05E3 B00600      319      MOV   DX, COMMAND_PORT_CHB ;POINT AT COMMAND PORT
05E6 B003        320      MOV   AL, 3          ;SET UP FOR NR3
05E8 EE         321      OUT   DX, AL
05E9 B0C1        322      MOV   AL, 0C1H       ;NR3 - 8 BITS/CHR, ENABLE RX
05EB EE         323      OUT   DX, AL
05EC 5A         324      POP  DX
05ED 58         325      POP  AX
05EE C3         326      RET              ;RETURN
327
328              328      ;*****
329              329      ;*
330              330      ;*   RX COMMAND FOR CHANNEL A - THE CALLING ROUTINE MUST
331              331      ;*   INITIALIZE RX_POINTER_CHA TO POINT AT THE RECEIVE
332              332      ;*   BUFFER BEFORE CALLING THIS ROUTINE.
333              333      ;*
334              334      ;*****
05EF             335      RX_COMMAND_CHA:
05EF 50          336      PUSH  AX          ;SAVE REGISTERS
05F0 52          337      PUSH  DX
05F1 C06350200   338      MOV   RX_READY_CHA, 0 ;CLEAR RX READY FLAG
05F6 C7063202000 339      MOV   RX_COUNT_CHA, 0 ;CLEAR RX COUNTER
05FC B00200      340      MOV   DX, COMMAND_PORT_CHA ;POINT AT COMMAND PORT
05FF B003        341      MOV   AL, 3          ;SET UP FOR NR3
0601 EE         342      OUT   DX, AL
0602 B0C1        343      MOV   AL, 0C1H       ;NR3 - 8 BITS/CHR, ENABLE RX
0604 EE         344      OUT   DX, AL
0605 5A         345      POP  DX
0606 58         346      POP  AX
0607 C3         347      RET              ;RETURN
348
349              349
350 +1 $EJECT    350      ;*****
351              351
352              352      ;*
353              353      ;*
354              354      ;*   START OF INTERRUPT SERVICE ROUTINES
355              355      ;*
356              356      ;*****
357
358              358      ; CHANNEL B TRANSMIT DATA SERVICE ROUTINE
359
0608 52          360      XMTIND: PUSH  DX          ;SAVE REGISTERS
0609 57          361      PUSH  DI
060A 50          362      PUSH  AX
060B E80201      363      CALL  EOI          ;SEND EOI COMMAND TO 8274
060E FF062002    364      INC  TX_POINTER_CHB ;POINT TO NEXT CHARACTER
0612 FF0E2202    365      DEC  TX_LENGTH_CHB  ;DEC LENGTH COUNTER
0616 740E        366      JE   XIB           ;TEST IF DONE
0618 B00400      367      MOV  DX, DATA_PORT_CHB ;NOT DONE - GET NEXT CHARACTER
061B 883E2002    368      MOV  DI, TX_POINTER_CHB
061F 8A05        369      MOV  AL, [DI]       ;PUT CHARACTER IN AL
0621 EE         370      OUT  DX, AL       ;OUTPUT IT TO 8274

```

AP-134

MCS-86 MACRO ASSEMBLER ASYNCR

```

LOC  OBJ          LINE  SOURCE
0622  58          371      POP  AX          ;RESTORE REGISTERS
0623  5F          372      POP  DI
0624  5A          373      POP  DX
0625  CF          374      IRET           ;RETURN TO FOREGROUND
0626  BA0600      375  XIB:  MOV  DX, COMMAND_PORT_CHB ;ALL CHARACTERS HAVE BEEN SEND
0629  B028      376      MOV  AL, 28H    ;RESET TRANSMITTER INTERRUPT PENDING
062B  EE          377      OUT  DX, AL
062C  C606280201 378      MOV  TX_EMPTY_CHB, 1 ;DONE - SO SET TX EMPTY FLAG CHB
0631  58          379      POP  AX          ;RESTORE REGISTERS
0632  5F          380      POP  DI
0633  5A          381      POP  DX
0634  CF          382      IRET           ;RETURN TO FOREGROUND
                                383
                                384 ; CHANNEL B STATUS CHANGE SERVICE ROUTINE
                                385
0635  52          386  STAINB: PUSH DX          ;SAVE REGISTERS
0636  57          387        PUSH DI
0637  50          388        PUSH AX
0638  E80500      389      CALL  EOI       ;SEND EOI COMMAND TO 8274
063B  BA0600      390      MOV  DX, COMMAND_PORT_CHB
063C  EC          391      IN   AL, DX     ;READ RRO
063F  A22A02      392      MOV  STATUS_MSG_CHB, AL ;PUT RRO IN STATUS MESSAGE
0642  B010      393      MOV  AL, 10H    ;SEND RESET STATUS INT COMMAND TO 8274
0644  EE          394      OUT  DX, AL
0645  58          395      POP  AX          ;RESTORE REGISTERS
0646  5F          396      POP  DI
0647  5A          397      POP  DX
0648  CF          398      IRET
                                399
                                400 ; CHANNEL B RECEIVED DATA SERVICE ROUTINE
                                401
0649  52          402  RCVINB: PUSH DX          ;SAVE REGISTERS
064A  57          403        PUSH DI
064B  50          404        PUSH AX
064C  E8C100      405      CALL  EOI       ;SEND EOI COMMAND TO 8274
064F  8B3E2402    406      MOV  DI, RX_POINTER_CHB ;GET RX CHB BUFFER POINTER
0653  BA0400      407      MOV  DX, DATA_PORT_CHB
0656  EC          408      IN   AL, DX     ;READ CHARACTER
0657  8805      409      MOV  [DI], AL   ;STORE IN BUFFER
0659  FF062402    410      INC  RX_POINTER_CHB ;BUMP THE BUFFER POINTER
065D  FF062602    411      INC  RX_COUNT_CHB ;BUMP THE COUNTER
0661  3C00      412      CMP  AL, CR_CHR ;TEST IF LAST CHARACTER TO BE RECEIVED?
0663  750E      413      JNE  RIB
0665  C606290201 414      MOV  RX_READY_CHB, 1 ;YES, SET READY FLAG
066A  BA0600      415      MOV  DX, COMMAND_PORT_CHB ;POINT AT COMMAND PORT
066D  B003      416      MOV  AL, 3      ;POINT AT WRS
066F  EE          417      OUT  DX, AL
0670  B0C0      418      MOV  AL, 0C0H  ;DISABLE RX
0672  EE          419      OUT  DX, AL
0673  58          420  RIB:  POP  AX          ;EITHER WAY, RESTORE REGISTERS
0674  5F          421        POP  DI
0675  5A          422        POP  DX
0676  CF          423      IRET           ;RETURN TO FOREGROUND
                                424
                                425 ; CHANNEL B ERROR SERVICE ROUTINE
                                426
0677  52          427  ERRINB: PUSH DX          ;SAVE REGISTERS
0678  50          428        PUSH AX
0679  E89400      429      CALL  EOI       ;SEND EOI COMMAND TO 8274
067C  BA0600      430      MOV  DX, COMMAND_PORT_CHB

```



MCS-86 MACRO ASSEMBLER ASYNCR

LOC	OBJ	LINE	SOURCE
067F	B001	431	MOV AL, 1 ;POINT AT RR1
0681	EE	432	OUT DX, AL
0682	EC	433	IN AL, DX ;READ RR1
0683	A22B02	434	MOV ERROR_MSG_CHB, AL ;SAVE IT IN ERROR FLAG
0686	B030	435	MOV AL, 30H ;SEND RESET ERROR COMMAND TO 8274
0688	EE	436	OUT DX, AL
0689	58	437	POP AX ;RESTORE REGISTERS
068A	5A	438	POP DX
068B	CF	439	IRET ;RETURN TO FOREGROUND
		440	
		441	;CHANNEL A TRANSMIT DATA SERVICE ROUTINE
		442	
068C	52	443	XMTINA: PUSH DX ;SAVE REGISTERS
068D	57	444	PUSH DI
068E	58	445	PUSH AX
068F	E87E00	446	CALL EOI ;SEND EOI COMMAND TO 8274
0692	FF0E2C02	447	INC TX_POINTER_CHA ;POINT TO NEXT CHARACTER
0696	FF0E2E02	448	DEC TX_LENGTH_CHA ;DEC LENGTH COUNTER
069A	740E	449	JE XIA ;TEST IF DONE
069C	BA0000	450	MOV DX, DATA_PORT_CHA ;NOT DONE - GET NEXT CHARACTER
069F	803E2C02	451	MOV DI, TX_POINTER_CHA
06A3	8A05	452	MOV AL, [DI] ;PUT CHARACTER IN AL
06A5	EE	453	OUT DX, AL ;OUTPUT IT TO 8274
06A6	58	454	POP AX ;RESTORE REGISTERS
06A7	5F	455	POP DI
06A8	5A	456	POP DX
06A9	CF	457	IRET ;RETURN TO FOREGROUND
06AA	BA0200	458	XIA: MOV DX, COMMAND_PORT_CHA ;ALL CHARACTERS HAVE BEEN SEND
06AD	B028	459	MOV AL, 28H ;RESET TRANSMITTER INTERRUPT PENDING
06AF	EE	460	OUT DX, AL
06B0	C606340201	461	MOV TX_EMPTY_CHA, 1 ;DONE - SO SET TX EMPTY FLAG CHB
06B5	58	462	POP AX ;RESTORE REGISTERS
06B6	5F	463	POP DI
06B7	5A	464	POP DX
06B8	CF	465	IRET ;RETURN TO FOREGROUND
		466	
		467	;CHANNEL A STATUS CHANGE SERVICE ROUTINE
		468	
06B9	52	469	STAINA: PUSH DX ;SAVE REGISTERS
06BA	57	470	PUSH DI
06BB	58	471	PUSH AX
06BC	E85100	472	CALL EOI ;SEND EOI COMMAND TO 8274
06BF	BA0200	473	MOV DX, COMMAND_PORT_CHA
06C2	EC	474	IN AL, DX ;READ RR0
06C3	A23602	475	MOV STATUS_MSG_CHA, AL ;PUT RR0 IN STATUS MESSAGE
06C6	B010	476	MOV AL, 10H ;SEND RESET STATUS INT COMMAND TO 8274
06C8	EE	477	OUT DX, AL
06C9	58	478	POP AX ;RESTORE REGISTERS
06CA	5F	479	POP DI
06CB	5A	480	POP DX
06CC	CF	481	IRET
		482	
		483	;CHANNEL A RECEIVED DATA SERVICE ROUTINE
		484	
06CD	52	485	RCVINA: PUSH DX ;SAVE REGISTERS
06CE	57	486	PUSH DI
06CF	58	487	PUSH AX
06D0	E83000	488	CALL EOI ;SEND EOI COMMAND TO 8274
06D3	803E3002	489	MOV DI, RX_POINTER_CHA ;GET RX CHA BUFFER POINTER
06D7	BA0000	490	MOV DX, DATA_PORT_CHA

# AP-134

MC5-86 MACRO ASSEMBLER    ASYNCR

```

LOC OBJ          LINE  SOURCE
06DA EC          491      IN    AL, DX          ; READ CHARACTER
06DB 8805        492      MOV   [DI], AL      ; STORE IN BUFFER
06DD FF063002    493      INC   RX_POINTER_CHA ; BUMP THE BUFFER POINTER
06E1 FF063202    494      INC   RX_COUNT_CHA  ; BUMP THE COUNTER
06E5 3C0D        495      CMP   AL, CR_CHAR   ; TEST IF LAST CHARACTER TO BE RECEIVED?
06E7 750E        496      JNE   RIA
06E9 C006350201  497      MOV   RX_READY_CHA, 1 ; YES, SET READY FLAG
06EE BA0200      498      MOV   DX, COMMAND_PORT_CHA ; POINT AT COMMAND PORT
06F1 B003        499      MOV   AL, 3         ; POINT AT WR3
06F3 EE         500      OUT   DX, AL
06F4 B0C0       501      MOV   AL, 0C0H      ; DISABLE RX
06F6 EE         502      OUT   DX, AL
06F7 58         503      RIA: POP  AX         ; EITHER WAY, RESTORE REGISTERS
06F8 5F         504      POP  DI
06F9 5A         505      POP  DX
06FA CF         506      IRET                ; RETURN TO FOREGROUND
                    507
                    508      ; CHANNEL A ERROR SERVICE ROUTINE
                    509
06FB 52         510      ERRINA: PUSH  DX      ; SAVE REGISTERS
06FC 50         511      PUSH  AX
06FD E81000     512      CALL  EOI            ; SEND EOI COMMAND TO 8274
0700 BA0200     513      MOV   DX, COMMAND_PORT_CHA
0703 B001       514      MOV   AL, 1         ; POINT AT RR1
0705 EE         515      OUT   DX, AL
0706 EC         516      IN    AL, DX        ; READ RR1
0707 A23702    517      MOV   ERROR_MSG_CHA, AL ; SAVE IT IN ERROR FLAG
070A B030       518      MOV   AL, 30H      ; SEND RESET ERROR COMMAND TO 8274
070C EE         519      OUT   DX, AL
070D 58         520      POP  AX            ; RESTORE REGISTERS
070E 5A         521      POP  DX
070F CF         522      IRET                ; RETURN TO FOREGROUND
                    523
                    524      ; END-OF-INTERRUPT ROUTINE - SENDS EOI COMMAND TO 8274.
                    525      ; THIS COMMAND MUST ALWAYS TO ISSUED ON CHANNEL A.
                    526
0710 50         527      EOI:  PUSH  AX      ; SAVE REGISTERS
0711 52         528      PUSH  DX
0712 BA0200     529      MOV   DX, COMMAND_PORT_CHA ; ALWAYS FOR CHANNEL A !!!
0715 B030       530      MOV   AL, 30H
0717 EE         531      OUT   DX, AL
0718 5A         532      POP  DX
0719 58         533      POP  AX
071A C3         534      RET
                    535
                    536      ; END OF CODE ROUTINE
                    537
                    538      ABC    ENDS
                    539      END

```

ASSEMBLY COMPLETE, NO ERRORS FOUND

**REFERENCES**

1. 8274 Multiprotocol Serial Controller (MPSC) Data Sheet, Intel Corporation, California, 1980.
2. Basics of Data Communication, Electronics Book Series, McGraw-Hill, New York, 1976.
3. Telecommunications and the Computer, J. Martin, Prentice-Hall, New Jersey, 1976.
4. Technical Aspects of Data Communications, J. McNamara, DEC Press, Massachusetts, 1977.
5. Miscellaneous Data Communications Standards—EIA RS-232-C, EIA RS-422, EIA RS-423, EIA Standard Sales, Washington, D.C.



June 1982

**Synchronous Communication  
with the 8274  
Multiple Protocol Serial Controller**

**Sikandar Naqvi  
Application Engineer**

## INTRODUCTION:

The INTEL 8274 is a Multi-Protocol Serial Controller, capable of handling both asynchronous and synchronous communication protocols. Its programmable features allow it to be configured in various operating modes, providing optimization to given data communication application.

This application note describes the features of the MPSC in Synchronous Communication applications only. It is strongly recommended that the reader read the 8274 Data Sheet and Application Note AP134 "Asynchronous Communication with the 8274 Multi-Protocol Serial Controller" before reading this Application Note. This Application note assumes that the reader is familiar with the basic structure of the MPSC, in terms of pin descrip-

tion, Read/Write registers and asynchronous communication with the 8274. Appendix A contains the software listings of the Application Example and Appendix B shows the MPSC Read/Write Registers for quick reference.

The first section of this application note presents an overview of the various synchronous protocols. The second section discusses the block diagram description of the MPSC. This is followed by the description of MPSC interrupt structure and mode of operation in the third and fourth sections. The fifth section describes a hardware/software example, using the INTEL single board computer iSBC88/45 as the hardware vehicle. The sixth section consists of some specialized applications of the MPSC. Finally, in section seven, some useful programming hints are summarized.

OPENING FLAG BYTE	ADDRESS* FIELD(A)	CONTROL** FIELD(C)	DATA FIELD	FRAME CHECK SEQUENCE	CLOSING FLAG BYTE
-------------------------	----------------------	-----------------------	---------------	----------------------------	-------------------------

Figure 1. HDLC/SDLC Frame Format

\* Extendable to 2 or More Bytes

\*\* Extendable to 2 Bytes

## SYNCHRONOUS PROTOCOL OVERVIEW

This section presents an overview of various synchronous protocols. The contents of this section are fairly tutorial and may be skipped by the more knowledgeable reader.

### Bit Oriented Protocols Overview

Bit oriented protocols have been defined to manage the flow of information on data communication links. One of the most widely known protocol is the one defined by the International Standards Organization: HDLC (High Level Data Link Control). The American Standard Associations' protocol, ADCCP is similar to HDLC. CCITT Recommendation X.25 layer 2 is also an acceptable version of HDLC. Finally, IBM's SDLC (Synchronous Data Link Control) is also a subset of the HDLC.

In this section, we will concentrate most of our discussion on HDLC. Figure 1 shows a basic HDLC frame format.

A frame consists of five basic fields: Flag, Address, Control, Data and Error Detection. A frame is bounded by flags - opening and closing flags. An address field is 8 bits wide, extendable to 2 or more bytes. The control field is also 8 bits wide, extendable to two bytes. The data field or information field may be any number of bits. The data field may or may not be on an 8 bit boundary. A powerful error detection code called Frame Check Sequence contains the calculated CRC (Cycle Redundancy Code) for all the bits between the flags.

### ZERO BIT INSERTION

The flag has a unique binary bit pattern: 7E HEX. To eliminate the possibility of the data field containing a 7E HEX pattern, a bit stuffing technique called Zero Bit Insertion is used. This technique specifies that during transmission, a binary 0 be inserted by the transmitter after any succession of five contiguous binary 1's. This will ensure that no pattern of 0 1 1 1 1 1 0 is ever transmitted between flags. On the receiving side, after receiving the flag, the receiver hardware automatically deletes any 0 following five consecutive 1's. The 8274 performs zero bit insertion and deletion automatically in the SDLC/HDLC mode. The zero-bit stuffing ensures periodic transitions in the data stream. These transitions are necessary for a phase lock circuit, which may be used at the receiver end to generate a receive clock which is in phase to the received data. The inserted and deleted 0's are not included in the CRC checking. The *address* field is used to address a given secondary station. The *control* field contains the link-level control information which includes implied acknowledgement, supervisory commands and responses, etc. A more detailed discussion of higher level protocol functions is beyond the scope of this application note. Interested readers may refer to the references at the end of this application note.

The *data field* may be of any length and content in HDLC. Note that SDLC specifies that data field be a multiple of bytes only. In data communications, it is gen-

erally desirable to transmit data which may be of any content. This requires that data field should not contain characters which are defined to assist the transmission protocol (like opening flag 7EH in HDLC/SDLC communications). This property is referred to as "data transparency". In HDLC/SDLC, this code transparency is made possible by Zero Bit Insertion discussed earlier and the bit orientated nature of the protocol.

The last field is the FCS (Frame Check Sequence). The FCS uses the error detecting techniques called Cyclic Redundancy Check. In SDLC/HDLC, the CCITT-CRC must be used.

**NON-RETURN TO ZERO INVERTED (NRZI)**

NRZI is a method of clock and data encoding that is well suited to the HDLC protocol. It allows HDLC protocols to be used with low cost asynchronous modems. NRZI coding is done at the transmitter to enable clock recovery from the data at the receiver terminal by using standard digital phase locked loop techniques. NRZI coding specifies that the signal condition does not change for transmitting a 1, while a 0 causes a change of state. NRZI coding ensures that an active data line will have transition at least every 5-bit times (recall Zero Bit Insertion), while contiguous 0's will cause a change of state. Thus, ZBI and NRZI encoding makes it possible for a phase lock circuit at the receiver end to derive a receive clock (from received data) which is synchronized to the received data and at the same time ensure data transparency.

**Byte Synchronous Communication**

As the name implies, Byte Synchronous Communication is a synchronous communication protocol which means that the transmitting station is synchronized to the receiving station through the recognition of a special sync character or characters. Two examples of Byte Synchronous protocol are the IBM Bisync and Monosync. Bisync has two starting sync characters per message while monosync has only one sync character. For the sake of brevity, we

will only discuss Bisync here. All the discussion is valid for Monosync also. Any exceptions will be noted. Figure 2 shows a typical Bisync message format.

The Bisync protocol is defined for half duplex communication between two or more stations over point to point or multipoint communication lines. Special characters control link access, transmission of data and termination of transmission operations for the system. A detailed discussion of these special control characters (SYN, ENQ, STX, ITB, ETB, ETX, DLE, SOH, ACK0, ACK1, WACK, NAK and EOT, etc) is beyond the scope of this Application Note. Readers interested in more detailed discussion are directed to the references listed at the end of this Application Note.

As shown in Figure 2, each message is preceded by two sync characters. Since the sync characters are defined at the beginning of the message only, the transmitter must insert fill characters (sync) in order to maintain synchronization with the receiver when no data is being transmitted.

**TRANSPARENT TRANSMISSION**

Bisync protocol requires special control characters to maintain the communication link over the line. If the data is EBCDIC encoded, then transparency is ensured by the fact that the data field will not contain any of the bisync control characters. However, if data does not conform to standard character encoding techniques, transparency in bisync is achieved by inserting a special character DLE (Data Link Escape) before and after a string of characters which are to be transmitted transparently. This ensures that any data characters which match any of the special characters are not confused for special characters. An example of a transparent block is shown in Figure 3.

In a transparent mode, it is required that the CRC(BCC) is not performed on special characters. Later on, we will show how the 8274 can be used to achieve transparent transmission in Bisync mode.

SYNC	SYNC	SOH	HEADER	STX TEXT	ETX OR ETB	CRC 1	CRC 2
------	------	-----	--------	----------	------------	-------	-------

**Figure 2. Bisync Message Format**

DLE	STX	TRANSPARENT TRANSMISSION	DLE	ETX	BCC
-----	-----	--------------------------	-----	-----	-----

Enter transparent mode

return to normal mode

**Figure 3. Bisync Transparent Format**

**BLOCK DIAGRAM**

This section discusses the block diagram view of the 8274. The CPU interface and serial interface is discussed separately. This will be followed by a hardware example in the fifth section, which will show how to interface the 8274 with the Intel CPU 8088. The 8274 block diagram is shown in Figure 4.

**CPU Interface**

The CPU interface to the system interface logic block utilizes the A0, A1, CS, RD and WR inputs to communicate with the internal registers of the 8274. Figure 5 shows the address of the internal registers. The DMA interface is achieved by utilizing DMA request lines for each channel: TxDRQ<sub>A</sub>, TxDRQ<sub>B</sub>, RxDRQ<sub>A</sub>, RxDRQ<sub>B</sub>. Note that




Figure 4. 8274 Block Diagram

CS	A1	A0	Read Operation	Write Operation
0	0	0	CHA DATA READ	CHA DATA WRITE CHA STATUS REGISTER CHA COMMAND/PARAMETER (WR0-WR7)
0	1	0	CHA STATUS REGISTER (RR0,RR1)	
0	0	1	CHB DATA READ	CHB DATA WRITE CHB STATUS REGISTER CHB COMMAND/PARAMETER (WR0-WR7)
0	1	1	CHB STATUS REGISTER (RR0,RR1,RR2)	
1	X	X	HIGH Z	HIGH Z

Figure 5. Bus Interface

TxDQ<sub>B</sub> and RxDRQ<sub>B</sub> becomes IPO and IPI respectively in non-DMA mode. IPI is the Interrupt Priority Input and IPO is the Interrupt Priority Output. These two pins can be used for connecting multiple MPSCs in a daisy chain. If the Wait Mode is programmed, then TxRDQ<sub>A</sub> and RxDRQ<sub>A</sub> pins become RDY<sub>B</sub> and RDY<sub>A</sub> pins. These pins can be wire-or'ed and are usually hooked up to the CPU RDY line to synchronize the CPU for block transfers. The INT pin is activated whenever the MPSC requires CPU attention. The INTA may be used to utilize the powerful vectored mode feature of the 8274. Detailed discussion on these subjects will be done later in this Application Note. The Reset pin may be used for hardware reset while the clock is required to click the internal logic on the MPSC.

**Serial Interface**

On the serial side, there are two completely independent channels: Channel A and Channel B. Each channel consists of a transmitter block, receiver block and a set of read/write registers which are used to initialize the device. In addition, a control logic block provides the modem interface pins. Channel B serial interface logic is a mirror image of Channel A serial interface logic, except for one exception: there is only one pin for RTS<sub>B</sub> and SYNDET<sub>B</sub>.

At a given time, this pin is either RTS<sub>B</sub> or SYNDET<sub>B</sub>. This mode is programmable through one of the internal registers on the MPSC.

**Transmit And Receive Data Path**

Figure 6 shows a block diagram for transmit and receive data path. Without describing each block on the diagram, a brief discussion of the block diagram will be presented here.

**TRANSMIT DATA PATH**

The transmit data is transferred to the twenty-bit serial shift register. The twenty-bits are needed to store two bytes of sync characters in bisync mode. The last three bits of the shift register are used to indicate to the internal control logic that the current data byte has been shifted out of the shift register. The transmit data in the transmit shift register is shifted out through a two bit delay onto the TxData line. This two bit delay is used to synchronize the internal shift clock with the external transmit clock. The data in the shift register is also presented to zero bit insertion logic which inserts a zero after sensing five contiguous ones in the data stream. In parallel to all this activity, the CRC-generator is computing CRC on the transmitted data and appends the frame with CRC bytes at the end of the data transmission.





Figure 6. Transmit and Receive Data Path



**RECEIVE DATA PATH**

The received data is passed through a one-bit delay before it is presented for flag/sync comparison. In bisync mode, after the synchronization is achieved, the incoming data bypasses the sync register and enters directly into the three bit buffer on its way to receive shift register. In SDLC mode, the incoming data always passes through the sync register where data pattern is continuously monitored for contiguous ones for zero deletion logic. The data then enters the three bit buffer and the receive shift register. From the receive shift register, the data is transferred to the three bit deep FIFO. The data is transferred to the

top of the FIFO at the chip clock rate (not the receiver clock). It takes three chip clock/periods to transfer data from the serial shift register to the top of the FIFO. The three bit deep Receive Error FIFO shifts any error condition which may have occurred during a frame reception. While all this is happening, the CRC checker is checking the CRC on the incoming data. The computed CRC is checked with the CRC bytes attached to the incoming frame and an error generated under a no-check condition. Note that the bisync data is presented to the CRC checker with an 8-bit delay. This is necessary to achieve transparency in bisync mode as will be shown later in this Application Note.



**Figure 7. MPSC Interrupt Structure**

## MULTI-PROTOCOL SERIAL CONTROLLER (MPSC) INTERRUPT STRUCTURE

The MPSC offers a very powerful interrupt structure, which helps in responding to an interrupt condition very quickly. There are multiple sources of interrupts within the MPSC. However, the MPSC resolves the priority between various interrupting sources and interrupts the CPU for service through the interrupt line. This section presents a comprehensive discussion on all the 8274 interrupts and the priority resolution between these interrupts.

All the sources of interrupts on the 8274 can be grouped into three distinct categories. (See Figure 7)

1. Receive Interrupts
2. Transmit Interrupts
3. External/Status Interrupts.

An internal interrupt priority structure sets the priority between the interrupts. There are two programmable options available on the MPSC. The priority is set by WR2A, D2. (Figure 8)

PRIORITY						
WR2A:D2	Highest					Lowest
0	RxA	TxA	RxB	TxB	EXTA	EXTB
1	RxA	TxA	RxB	TxB	EXTA	EXTB

Figure 8. Interrupt Priority

### Receive Interrupt

All receive interrupts may be categorized into two distinct groups: Receive Interrupt on Receive Character and Special Receive Condition Interrupts.

#### RECEIVE INTERRUPT ON RECEIVE CHARACTER

A receive interrupt is generated when a character is received by the MPSC. However, as will be discussed later, this is a programmable feature on the MPSC. A Rx character available interrupt is generated by the MPSC after the receive character has been assembled by the MPSC. It may be noted that in DMA transfer mode too, a receive interrupt on the first receive character should be programmed. In SDLC mode, if address search mode has been programmed, this interrupt will be generated only after a valid address match has occurred. In bisync mode, this interrupt is generated on receipt of a character after at least two valid sync characters. In monosync mode, a character followed by at least a single valid sync character will generate this interrupt. An interrupt on first receive character signifies the beginning of a valid frame. An end of the frame is characterized by an "End of Frame" Interrupt (RR1: D7).\* This bit (RR1:D7) is set in SDLC/HDLC mode only and signifies that a valid ending

flag (7EH) has been received. This bit gets reset either by an "Error Reset" command (WR0: D5D4D3 = 110) or upon reception of the first character of the next frame. In multiframe reception, on receiving the interrupt at the "End of Frame" the CPU may issue an Error Reset command which will reset the interrupt. In DMA mode, the interrupt on first receive character is accompanied by a RxDRQ (Receiver DMA request) on the appropriate channel. At the end of the frame, an End of Frame interrupt is generated. The CPU may use this interrupt to jump into a routine which may redefine the receive buffer for the next incoming frame.

\*RR1:D7 is bit D7 in Read Register 1.

#### SPECIAL RECEIVE CONDITION INTERRUPTS

So far, we have assumed that the reception is error free. But this is not a "typical" case in most real life applications. Any error condition during a frame reception generates yet another interrupt — special receive condition interrupt. There are four different error conditions which can generate this interrupt.

- (i) Parity error
- (ii) Receive Overrun error
- (iii) Framing error
- (iv) End of Frame

(i) Parity error: Parity error is encountered in asynchronous (start-stop bits) and in bisync/monosync protocols. Both odd or even parity can be programmed. A parity error in a received byte will generate a special receive condition interrupt and sets bit 4 in RR1.

(ii) Receive Overrun error: If the CPU or the DMA controller (in DMA mode) fails to read a received character within three byte times after the received character interrupt (or DMA request) was generated, the receiver buffer will overflow and this will generate a special receive condition interrupt and sets bit 5 in RR1.

(iii) Framing error: In asynchronous mode, a framing error will generate a special receive interrupt and set bit D6 in RR1. This bit is not latched and is updated on the next received character.

(iv) End of frame: This interrupt is encountered in SDLC/HDLC mode only. When the MPSC receives the closing flag, it generates the special receive condition interrupt and sets bit D7 in RR1.

All the special receive condition interrupts may be reset by issuing an Error Reset Command.

CRC Error: In SDLC/HDLC and synchronous modes, a CRC error is indicated by bit D6 in RR1. When used to check CRC error, this bit is normally set until a correct CRC match is obtained which resets this bit. After receiving a frame, the CPU must read this bit (RR1:D6) to determine if a valid CRC check had occurred. It may be noted that a CRC error does not generate an interrupt.

It may be also be pointed out that in SDLC/HDLC mode, receive DMA requests are disabled by a special receive condition and can only be re-enabled by issuing an Error Reset Command.

### Transmit Interrupt

A transmit buffer empty generates a transmit interrupt. This has been discussed earlier under “Transmit in Interrupt Mode” and it would be sufficient to note here that a transmit buffer empty interrupt is generated only when the transmit buffer gets empty — assuming it had a data character loaded into it earlier. This is why on starting a frame transmission, the first data character is loaded by the CPU without a transmit empty interrupt (or DMA request in DMA mode). After this character is loaded into the serial shift register, the buffer becomes empty, and an interrupt (or DMA request) is generated. This interrupt is reset by a “Reset Tx Interrupt/DMA Pending” command (WR0: D5 D4 D3 = 101).

### External/Status Interrupt

Continuing our discussion on transmit interrupt, if the transmit buffer is empty and the transmit serial shift register also becomes empty (due to the data character shifted out of the MPSC), a transmit under-run interrupt will be generated. This interrupt may be reset by “Reset/External Status Interrupt” command (WR0: D5 D4 D3 = 101).

The External Status Interrupt can be caused by five different conditions:

- (i) DCD Transition
- (ii) CTS Transition
- (iii) Sync/Hunt Transition
- (iv) Tx under-run/EOM condition
- (v) Break/Abort Detection.

#### DCD,CTS TRANSITION

Any transition on these inputs on the serial interface will generate an External/Status interrupt and set the corresponding bits in status register RR0. This interrupt will also be generated in DMA as well as in Wait Mode. In order to find out the state of the CTS or DCD pins *before* the transition had occurred, RR0 must be read before issuing a Reset External/Status Command through WR0. A read of RR0 after the Reset External/Status Command will give the condition of CTS or DCD pins *after* the transition had occurred. Note that bit D5 in RR0 gives the complement of the state of CTS pin while D3 in RR0 reflects the actual state of the DCD pin.

#### SYNC HUNT TRANSITION

Any transition on the SYNDET input generates an interrupt. However, sync input has different functions in different modes and we shall discuss them individually.

### SDLC Mode

In SDLC mode, the SYNDET pin is an output. Status register RR1, D4 contains the state of the SYNDET pin. The Enter Hunt Mode initially sets this bit in R0. An opening flag in a received SDLC frame resets this bit and generates an external status interrupt. Every time the receiver is enabled or the Enter Hunt Code Command is issued, an external status interrupt will be generated on receiving a valid flag followed by a valid address/data character. This interrupt may be reset by the “Reset External Status Interrupt” command.

### External SYNC Mode

The MPSC can be programmed into External Sync Mode by setting WR4, D5 D4 = 11. The SYNDET pin is an input in this case and must be held high until an external character synchronization is established. However, the External Sync mode is enabled by the Enter Hunt Mode control bit (WR3: D4). A high at the SYNDET pin holds the sync/Hunt bit (RR0,D4) in the reset state. When external synchronization is established, SYNDET must be driven low on second rising edge of RxC after the rising edge of RxC on which the last bit of sync character was received. This high to low transition sets the Sync/Hunt bit and generates an external status interrupt, which must be reset by the Reset External/Status command. If the SYNDET input goes high again, another External Status Interrupt is generated, which may be cleared by Reset External Status command.

### Mono-Sync/Bisync Mode

SYNDET pin acts as an output in this case. The Enter Hunt Mode sets the Sync/Hunt bit in R0. Sync/Hunt bit is reset when the MPSC achieves character synchronization. This high to low transition will generate an external status interrupt. The SYNDET pin goes active every time a sync pattern is detected in the data stream. Once again, the external status interrupt may be reset by the Reset External Status command.

### Tx UNDER-RUN/END OF MESSAGE (EOM)

The transmitter logic includes a transmit buffer and a transmit serial shift register. The CPU loads the character into the transmit buffer which is transferred into the transmit shift register to be shifted out of the MPSC. If the transmit buffer gets empty, a transmit buffer empty interrupt is generated (as discussed earlier). However, if the transmit buffer gets empty *and* the serial shift register gets empty, a transmit under-run condition will be created. This generates an External Status Interrupt and the interrupt can be cleared by the Reset External Status command. The status register RR0, D6 bit is set when the transmitter under-runs. This bit plays an important role in controlling a transmit operation, as will be discussed later in this application note.

**BREAK/ABORT DETECTION**

In asynchronous mode, bit D7 in RR0 is set when a break condition is detected on the receive data line. This also generates an External/Status interrupt which may be reset by issuing a Reset External/Status Interrupt command to the MPSC. Bit D7 in RR0 is reset when the break condition is terminated on the receive data line and this causes another External/Status interrupt to be generated. Again, a Reset External/Status Interrupt command will reset this interrupt and will enable the break detection logic to look for the next break sequence.

In SDLC Receive Mode, an Abort sequence (seven or more 1's) detection on the receive data line will generate an External/Status interrupt and set RR0,D7. A Reset External/Status command will clear this interrupt. However, a termination of the Abort sequence will generate another interrupt and set RR0, D7 again. Once again, it may be cleared by issuing Reset External/Status Command.

This concludes our discussion on External Status Interrupts.

**Interrupt Priority Resolution**

The internal interrupt priority between various interrupt sources is resolved by an internal priority logic circuit, according to the priority set in WR2A. We will now discuss

the interrupt timings during the priority resolution. Figures 9 and 10 show the timing diagrams for vectored and non-vectored modes.

**VECTORED MODE**

We shall assume that the MPSC accepted an internal request for an interrupt by activating the internal INT signal. This leads to generating an external interrupt signal on the INT pin. The CPU responds with an interrupt acknowledge (INTA) sequence. The leading edge of the first INTA pulse sets an internal interrupt acknowledge signal (we will call it Internal INTA). Internal INTA is reset by the high going edge of the third INTA pulse. The MPSC will not accept any internal requests for an interrupt during the period when Internal INTA is active (high). The MPSC resolves the priority during various existing internal interrupt requests during the Interrupt Request Priority Resolve Time, which is defined as the time between the leading edge of the first INTA and the leading edge of the second INTA from the CPU. Once the internal priorities have been resolved, an internal Interrupt-in-service Latch is set. The external INT is also deactivated when the Interrupt-in-Service Latch is set.

The lower priority interrupt requests are not accepted internally until an EOI (WR0: D5 D4 D3 = 111) command is issued by the CPU. The EOI command enables the lower priority interrupts. However, a higher priority interrupt




Figure 9. 8274 in 8085 Vectored Mode Priority Resolution Time




Figure 10. 8274 Non Vectored Mode Priority Resolve Time

request will still be accepted (except during the period when internal INTA is active) even though the Internal-in-Service Latch is set. This higher priority request will generate another external INT and will have to be handled by the CPU according to how the CPU is set up. If the CPU is set up to respond to this interrupt, a new INTA cycle will be repeated as discussed earlier. It may also be noted that a transmitter buffer empty and receive character available interrupts are cleared by loading a character into the MPSC and by reading the character received by the MPSC respectively.

### NON-VECTORED MODE

Figure 10 shows the timing of interrupt sequence in non-vectored mode. The explanation for non-vectored is similar to the vector mode, except for the following exceptions.

- No internal priority requests are accepted during the time when pointer 2 for Channel B is specified.

- The interrupt request priority resolution time is the time between the leading edge of pointer 2 and leading edge of RD active. It may be pointed out that in non-vectored mode, it is assumed that the status affects vector mode is used to expedite interrupt response.

On getting an interrupt in non-vectored mode, the CPU

must read status register RR2 to find out the cause of the interrupt. In order to do so, first a pointer to status register RR2 is specified and then the status read from RR2. It may be noted here that after specifying the pointer, the CPU must read status register RR2 otherwise, no new interrupt requests will be accepted internally.

Just like the vectored mode, no lower internal priority requests are accepted until an EOI command is issued by the CPU. A higher priority request can still interrupt the CPU (except during the priority request inhibit time). It is important to note here that if the CPU does not perform a read operation after specifying the pointer 2 for Channel B, the interrupt request accepted before the pointer 2 was activated will remain valid and no other request (high or low priority) will be accepted internally. In order to complete a correct priority resolution, it is advised that a read operation be done after specifying the pointer 2B.

### IPI and IPO

So far, we have ignored the IPI and IPO signals shown in Figures 9 and 10. We may recall that IPI is the Interrupt-Priority-Input to the MPSC. In conjunction with the IPO (Interrupt Priority Output), it is used to daisy chain multiple MPSC's. MPSC daisy chaining will be discussed in detail later in this application note.

**EOI Command**

The EOI command as explained earlier, enables the lower priority interrupts by resetting the internal In-Service-Latch, which consequently resets the IPO output to a low state. See Figures 9 and 10 for details. Note that before issuing any EOI command, the internal interrupting source must be satisfied otherwise, same source will interrupt again. The Internal Interrupt is the signal which gets reset when the internal interrupting source is satisfied (see Figure 9).

This concludes our discussion on the MPSC Interrupt Structure.

**MULTI-PROTOCOL SERIAL CONTROLLER (MPSC) MODES OF OPERATION**

The MPSC provides two fully independent channels that may be configured in various modes of operations. Each channel can be configured into full duplex mode and may operate in a mode or protocol different from the other channel. This feature will be very efficient in an application which requires two data link channels operating in different protocols and possibly at different data rates. This section presents a detailed discussion on all the 8274 modes and shows how to configure it into these modes.

**Interrupt Driven Mode**

In the interrupt mode, all the transmitter and receiver operations are reported to the processor through interrupts. Interrupts are generated by the MPSC whenever it requires service. In the following discussion, we will discuss how to transmit and receive in interrupt driven mode.

**TRANSMIT IN INTERRUPT MODE**

The MPSC can be configured into interrupt mode by appropriately setting the bits in WR2 A (Write Register 2, Channel A). Figure 11 shows the modes of operation.

WR2A		MODE
D1	D0	
0	0	CH A and CH B in Interrupt Mode
0	1	CH A in DMA and CH B in Interrupt Mode
1	0	CH A and CH B in DMA Mode
1	1	Illegal

**Figure 11. MPSC Mode Selection for Channel A and Channel B.**

We will limit our discussion to SDLC transmit and receive only. However, exceptions for other synchronous protocols will be pointed out. To initiate a frame transmission, the

first data character must be loaded from the CPU, in all cases. (DMA Mode too, as you will notice later in this application note). Note that in SDLC mode, this first data character may be the address of the station addressed by the MPSC. The transmit buffer consists of a transmit buffer and a serial shift register. When the character is transferred from the buffer into the serial shift register, an interrupt due to transmit buffer empty is generated. The CPU has one byte time to service this interrupt and load another character into the transmitter buffer. The MPSC will generate an interrupt due to transmit buffer under-run condition if the CPU does not service the Transmit Buffer Empty Interrupt within one byte time.

This process will continue until the CPU is out of any more data characters to be sent. At this point, the CPU does not respond to the interrupt with a character but simply issues a Reset Tx INT/DMA pending command (WR0: D5 D4 D3 = 1 0 1). The MPSC will ultimately under-run, which simply means that both the transmit buffer and transmit shift registers are empty. At this point, flag character (7EH) or CRC byte is loaded into the transmit shift register. This sets the transmit under-run bit in RR0 and generates "Transmit Under-run/EOM" interrupt (RR0:D6=1).

You will recall that an SDLC frame has two CRC bytes after the data field. 8274 generates the CRC on all the data that is loaded from the CPU. During initialization, there is a choice of selecting a CRC-16 or CCITT-CRC (WR5: D2). In SDLC/HDLC operation, CCITT-CRC must be selected. We will now see how the CRC gets inserted at the end of the data field. Here we have a choice of having the CRC attached to the data field or sending the frame without the CRC bytes. During transmission, a "Reset Tx Under-run/EOM Latch" command (WR0: D7 D6 = 11) will ensure that at the end of the frame when the transmitter underruns, CRC bytes will be automatically inserted at the end of the data field. If the "Reset Tx Under-run/EOM Latch" command was not issued during the transmission of data characters, no CRC would be inserted and the MPSC will transmit flags (7EH) instead.

However, in case of CRC transmission, the CRC transmission sets the Tx Under-run/EOM bit and generates a Transmitter Under-run/EOM Interrupt as discussed earlier. This will have to be reset in the next frame to ensure CRC insertion in the next frame. It is recommended that Tx Under-run/EOM latch be reset very early in the transmission mode, preferably after loading the first character. It may be noted here that Tx Under-run/EOM latch cannot be reset if there is no data in the transmit buffer. This means that at least one character has to be loaded into the MPSC before a "Reset Transmit Under-run/EOM Latch" command will be accepted by the MPSC.

When the transmitter is under-run, an interrupt is generated. This interrupt is generated at the beginning of the CRC transmission, thus giving the user enough time (minimum 22 transmit clock cycles) to issue an Abort

command (WR0: D5 D4 D3 = 0 0 1) in case if the transmitted data had an error. The Abort Command will ensure that the MPSC transmits at least eight 1's but less than fourteen 1's before the line reverts to continuous flags. The receiver will scratch this frame because of bad CRC.

However, assuming the transmission was good (no Abort Command issued), after the CRC bytes have been transmitted, closing flag (7EH) is loaded into the transmit buffer. When the flag (7EH) byte is transferred to the serial shift register, a transmit buffer empty interrupt is generated. If another frame has to be transmitted, a new data character has to be loaded into the transmit buffer and the complete transmit sequence repeated. If no more frames are to be transmitted, a "Reset Transmit INT/DMA Pending" command (WR0: D5 D4 D3 = 1 0 1) will reset the transmit buffer empty interrupt.

For character oriented protocols (Bisync, Monosync), the same discussion is valid, except that during transmit under-run condition and transmit under-run/EOM bit in set state, instead of flags, filler sync characters are transmitted.

**CRC Generation:**

The transmit CRC enable bit (WR5: D0) must be set before loading any data into the MPSC. The CRC generator must be reset to all 1's at the beginning of each frame before CRC computation has begun. The CRC computation starts on the first data character loaded from the CPU and continues until the last data character. The CRC generator is inverted before it is sent on the Tx Data line.

**Transmit Termination:**

A successful transmission can be terminated by issuing a "Reset Transmit Interrupt/DMA Pending" command, as discussed earlier. However, the transmitter may be disabled any time during the transmission and the results will be as shown in Figure 12.

**RECEIVE IN INTERRUPT MODE**

The receiver has to be initialized into the appropriate receive mode (see sample program later in this application note). The receiver must be programmed into Hunt Mode (WR3: D4) before it is enabled (WR3: D0). The receiver will remain in the Hunt Mode until a flag (or sync character) is received. While in the SDLC/Bisync/Monosync mode, the receiver does not enter the Hunt Mode unless the Hunt bit (WR3, D4) is set again or the receiver is enabled again.

SDLC Address byte is stored in WR6. A global address (FFH) has been hardwired on the MPSC. In address search mode (WR3: D2 = 1), any frame with address matching with the address in WR6 will be received by the MPSC. Frames with global address (FFH) will also be received, irrespective of the condition of address search

Transmitter Disabled during	Result
1. Data Transmission	Tx Data will send idle characters* which will be zero inserted.
2. CRC Transmission	16 bit transmission, corresponding to 16 bits of CRC will be completed. However, flag bits will be substituted in the CRC field.
3. Immediately after issuing ABORT command.	Abort will still be transmitted — output will be in the mark state.

**Figure 12. Transmitter Disabled During Transmission**

\*Idle characters are defined as a string of 15 or more contiguous ones.

mode bit (WR3: D2). In general receive mode (WR3: D2=0), all frames will be received.

Since the MPSC only recognizes single byte address field, extended address recognition will have to be done by the CPU on the data passed on by the MPSC. If the first address byte is checked by the MPSC, and the CPU determines that the second address byte does not have the correct address field, it must set the Hunt Mode (WR3: D2 = 1) and the MPSC will start searching for a new address byte preceded by a flag.

Programmable Interrupts: The receiver may be programmed into any one of the four modes. See Figure 13 for details.

WR1, CHA		Rx Interrupt Mode
D4	D3	
0	0	Rx INT/DMA disable
0	1	Rx INT on first character
1	0	INT on all Rx characters (Parity affects vector)
1	1	INT on all Rx characters (Parity does not affect vector)

**Figure 13. Receiver Interrupt Modes**

All receiver interrupts can be disabled by WR1: D4 D3 = 0 0. Receiver interrupt on first character is normally used to start a DMA transfer or a block transfer sequence using WAIT to synchronize the data transfer to received or transmitted data.

**External Status Interrupts:**

Any change in DCD input or Abort detection in the received data, will generate an interrupt if External Status Interrupt was enabled (WR1: D0).

**Special Receive Conditions:**

The receiver buffer is quadruply buffered. If the CPU fails to respond to "receive character" available interrupt within a period of three byte times (received bytes), the receiver buffer will overflow and generate an interrupt. Finally, at the end of the received frame, an interrupt will be generated when a valid ending flag has been detected.

**Receive Character Length:**

The receive character length (6,7 or 8 bits/character) may be changed during reception. However, to ensure that the change is effective on the next received character, this must be done fast enough such that the bits specified for the next character have not been assembled.

**CRC Checking:**

The opening flag in the frame resets the receive CRC generator and any field between the opening and closing flag is checked for the CRC. In case of a CRC error, the CRC/Framing Error bit in status register 1 is set (RR1:D6=1). Receiver CRC may be disabled/enabled by WR3,D3. The CRC bytes on the received frame are passed on to the CPU just like data, and may be discarded by the CPU.

**Receive Terminator:**

An end of frame is indicated by End of Frame interrupt. The CPU may issue an "Error Reset" command to reset this interrupt.

**DMA (Direct Memory Access) Mode**

The 8274 can be interfaced directly to the Intel DMA Controllers 8237A, 8257A and Intel I/O Processor 8089. The 8274 can be programmed into DMA mode by setting appropriate bits in WR2A. See Figure 11 for details.

**TRANSMIT IN DMA MODE:**

After initializing the 8274 into the DMA mode, the first character must be loaded from the CPU to start the DMA cycle. When the first data character (may be the address byte in SDLC) is transferred from the transmit buffer to the transmit serial shift register, the transmit buffer gets empty and a transmit DMA request (TxDRQ) is generated for the channel. Just like the interrupt mode, to ensure that the CRC bytes are included in the frame, the transmit under-run/EOM latch must be reset. This should preferably be done after loading the first character from the CPU. The DMA will progress without any CPU intervention. When the DMA controller reaches the terminal count, it will not respond to the DMA request, thus letting the MPSC under-run. This will ensure CRC transmission. However, the under-run condition will generate an interrupt due to the Tx under-run/EOM bit getting set (RR0:D6). The CPU should issue a "Reset TxInt/DRQ pend-

ing" command to reset TxDRQ and issue a "Reset External Status" command to reset Tx Under-run/EOM interrupt. Following the CRC transmission, flag (7EH) will be loaded into the transmit buffer. This will also generate the TxDRQ since the transmit buffer is empty following the transmission of the CRC bytes. The CPU may issue a "Reset TxINT/DRQ pending" command to reset the TxDRQ. "Reset TxINT/DRQ pending" command must be issued before setting up the transmit DMA channel on the DMA Controller, otherwise the MPSC will start the DMA transfer immediately after the DMA channel is set up.

**RECEIVE IN DMA MODE**

The receiver must be programmed in RxINT on first receive character mode (WR1:D4 D3 = 0 1). Upon receiving the first character, which may be the address byte in SDLC, the MPSC generates an interrupt and also generates a Rx DMA Request (Rx DRQ) for the appropriate channel. The CPU has three byte times to service this interrupt (enable the DMA controller, etc.) before the receiver buffer will overflow. It is advisable to initialize the DMA controller before receiving the first character. In case of high bit rates, the CPU will have to service the interrupt very fast in order to avoid receiver over-run.

Once the DMA is enabled, the received data is transferred to the memory under DMA control. Any received error conditions or external status change condition will generate an interrupt as in the interrupt driven mode. The End of Frame is indicated by the End of Frame interrupt which is generated on reception of the closing flag of the SDLC frame. This End of Frame condition also disables the Receive DMA request. The End of Frame interrupt may be reset by issuing an "Error Reset" command to the MPSC. The "Error Reset" command also re-enables the Receive DMA request. It may be noted that the End of Frame condition sets bits D7 in RR1. This bit gets reset by "Error Reset" command. However, End of Frame bit (RR1:D7) can also be reset by the flag of the next incoming frame. For proper operation, Error Reset Command should be issued "after" the End of Frame Bit (RR1:D7) is set. In a more general case, "Error Reset" command should be issued after End of Frame, Receive over-run or Receive parity bit are set in RR1.

**Wait Mode**

The wait mode is normally used for block transfer by synchronizing the data transfer through the Ready output from the MPSC, which may be connected to the Ready input of the CPU. The mode can be programmed by WR 1, D7 D5 and may be programmed separately and independently on CH A and CH B. The Wait Mode will be operative if the following conditions are satisfied.



- (i) Interrupts are enabled.
- (ii) Wait Mode is enabled (WR1: D7)
- (iii) CS = 0, A1 = 0

The RDY output becomes active when the transmitter buffer is full or receiver buffer is empty. This way the RDY output from the MPSC can be used to extend the CPU read and write cycle by inserting WAIT states. RDY<sub>A</sub> or RDY<sub>B</sub> are in high impedance state when the corresponding channel is not selected. This makes it possible to connect RDY<sub>A</sub> and RDY<sub>B</sub> outputs in wired OR configuration. Caution must be exercised here in using the RDY outputs of the MPSC or else the CPU may hang up for indefinite period. For example, let us assume that transmitter buffer is full and RDY<sub>A</sub> is active, forcing the CPU into a wait state. If the CTS goes inactive during this period, the RDY<sub>A</sub> will remain active for indefinite period and CPU will continue to insert wait states.

**Vectored/Non-Vectored Mode**

The MPSC is capable of providing an interrupt vector in response to the interrupt acknowledge sequence from the CPU. WR2, CH B contains this vector and the vector can be read in status register RR2. WR2, CH A (bit D5) can program the MPSC in vectored or non-vectored mode. See Figure 14 for details.

In both cases, WR2 may still have the vector stored in it. However, in vectored mode, the MPSC will put the vector on the data bus in response the INTA (Interrupt Acknowledge) sequence as shown in Figure 15. In non-vec-

WR2A,D5	Interrupt Mode
0	Non-vectored Interrupt
1	Vectored Interrupt

**Figure 14. Vectored Interrupts**

tored mode, the MPSC will not respond to the INTA sequence: However, the CPU can read the vector by polling Status Register RR2. WR2A, D4 and D3 can be programmed to respond to 8085 or 8086 INTA sequence. It may be noted here that IPI (Interrupt Priority In) pin on the MPSC must be active for the vector to appear on the data bus.

**Status Affect Vector**

The vector stored in WR2B can be modified by the source of the interrupt. This can be done by setting the Status Affect Vector bit (WR1: D2). This powerful feature of the MPSC provides fast interrupt response time, by eliminating the need of writing a routine to read the status of the MPSC. Three bits of the vector are modified in eight different ways as shown on Figure 16. Bits V4,V3,V2 are modified in 8085 based system and bits V2, V1, V0 are modified in 8086/88 based system.

In non-vectored mode, the status affect vector mode can still be used and the vector read by the CPU. Status Register RR2B (Read Register 2 in Channel B) will contain this modified vector.

WR2A				IPI	MODE	1ST INTA	2ND INTA	3RD INTA
D5	D4	D3						
0	X	X	X	NON-VECTORED	HIGH-Z	HI-Z	HI-Z	HI-Z
1	0	0	0	8085-1	1100 1101	V7 V6 V5 V4 V3 V2 V1 V0	0000 0000	0000 0000
1	0	0	1	8085-1	1100 1101	HI-Z	HI-Z	HI-Z
1	0	1	0	8085-2	HI-Z	V7 V6 V5 V4 V3 V2 V1 V0	0000 0000	0000 0000
1	0	1	1	8085-2	HI-Z	HI-Z	HI-Z	HI-Z
1	1	0	0	8086	HI-Z	V7 V6 V5 V4 V3 V2 V1 V0	—	—
1	1	0	1	8086	HI-Z	HI-Z	—	—

**Figure 15. MPSC Vectored Interrupts**

(8085) V4	V3	V2	Channel	Interrupt Source
(8086) V2	V1	V0		
0	0	0	B	Tx BUFFER EMPTY EXT/STAT CHANGE RX CHAR AVAILABLE SPECIAL Rx CONDITION
0	0	1		
0	1	0		
0	1	1		
1	0	0	A	Tx BUFFER EMPTY EXT/STAT CHANGE RX CHAR AVAILABLE SPECIAL Rx CONDITION
1	0	1		
1	1	0		
1	1	1		

Rx Special Condition: Parity Error, Framing Error, Rx Over-run Error, EXT/STAT Change: Change in Modem Control Pin Status: CTS, EOF (SDLC) DCD, SYNC, EOM, Break/Abort Detection

**Figure 16. Status Affect Vector Mode**




Figure 17. Functional Block Diagram — iSBC® 88/45

**APPLICATION EXAMPLE**

This section describes the hardware and software of an 8274/8088 system. The hardware vehicle used is the INTEL Single Board Computer iSBC 88/45 - Advanced Communication Controller. The software which exercises the 8274 is written in PLM 86. This example will demonstrate how 8274 can be configured into the SDLC mode and transfer data through DMA control. The hardware example will help the reader configure his hardware and the software examples will help in developing an application software. Most software examples closely approximate a real data link controller software in the SDLC communication and may be used with very little modification.

**iSBC® 88/45**

A brief description of the iSBC 88/45 board will be presented here. For more detailed information on the board

and the schematics, refer to Hardware Manual for the iSBC 88/45, Advanced Communication Controller. iSBC 88/45 is an intelligent slave/multimaster communication board based on the 8088 processor, the 8274 and the 8273 SDLC/HDLC controller. Figure 17 shows the functional block diagram of the board. The iSBC 88/45 has the following features.

- 8 MHz processor
- 16K bytes of static RAM (12K dual port)
- Multimaster/Intelligent Slave Multibus Interface
- Nine Interrupt Levels 8259A
- Two serial channels through 8274
- One Serial channel through 8273
- S/W programmable baud rate generator
- Interfaces: RS 232, RS422/449, CCITT V.24
- 8237A DMA controller
- Baud Rate to 800k Baud

```

INITIALIZE_B274: PROCEDURE PUBLIC;

/*****
*/
/*      INITIALIZE THE B274 FOR SDLC MODE      */
/*      1. RESET CHANNEL                      */
/*      2. EXTERNAL INTERRUPTS ENABLED       */
/*      3. NO WAIT                            */
/*      4. PIN 10 = RTS                      */
/*      5. NON-VECTORED INTERRUPT-B086 MODE  */
/*      6. CHANNEL A DMA, CH B INT           */
/*      7. TX AND RX = 8 BITS/CHAR          */
/*      9. ADDRESS SEARCH MODE              */
/*      10. CD AND CTS AUTO ENABLE          */
/*      11. X1 CLOCK                        */
/*      12. NO PARITY                       */
/*      13. SDLC/HDLC MODE                  */
/*      14. RTS AND DTR                     */
/*      15. CCITT - CRC                    */
/*      16. TRANSMITTER AND RECEIVER ENABLE */
/*      17. 7EH = FLAG                     */
*/
/*****

DECLARE C BYTE;

/* TABLE TO INITIALIZE THE B274 CHANNEL A AND B */
/* FORMAT IS: WRITE REGISTER, REGISTER DATA */
/* INITIALIZE CHANNEL A ONLY */

DECLARE TABLE_74_A(*) BYTE DATA
(00H,18H, /* CHANNEL RESET */
00H,80H, /* RESET TX CRC */
02H,11H, /* PIN 10=RTSB, A DMA, B INT */
04H,20H, /* SDLC/HDLC MODE, NO PARITY */
07H,07EH, /* SDLC FLAG */
01H,08H, /* RX DMA ENABLE */
05H,0EBH, /* DTR, RTS, 8 TX BITS, TX ENABLE, */
/* SDLC CRC, TX CRC ENABLE */
06H,55H, /* DEFAULT ADDRESS */
03H,0D9H, /* 8 RX BITS, AUTO ENABLES, HUNT MODE, */
/* RX CRC ENABLE */
OFFH); /* END OF INITIALIZATION TABLE */

DECLARE TABLE_74_B(*) BYTE DATA
(02H,00H, /* INTERRUPT VECTOR */
01H,1CH, /* STATUS AFFECTS VECTOR */
OFFH); /* END */

/* INITIALIZE THE B274 */

C=0;
DO WHILE TABLE_74_B(C) <> OFFH;
    OUTPUT(COMMAND_B_74) = TABLE_74_B(C);
    C=C+1;
    OUTPUT(COMMAND_B_74) = TABLE_74_B(C);
    C=C+1;
END;

C=0;
DO WHILE TABLE_74_A(C) <> OFFH;
    OUTPUT(COMMAND_A_74) = TABLE_74_A(C);
    C=C+1;
    OUTPUT(COMMAND_A_74) = TABLE_74_A(C);
    C=C+1;
END;
RETURN;
END INITIALIZE_B274;

```

Figure 18. Typical MPSC SDLC Initialization Sequence

For this application, the CPU is run at 8 MHz. The board is configured to operate the 8274 in SDLC operation with the data transfer in DMA mode using the 8237A. 8274 is configured first in non-vectored mode in which case the INTEL Priority Interrupt Controller 8259A is used to resolve priority between various interrupting sources on the board and subsequently interrupt the CPU. However, the vectored mode of the 8274 is also verified by disabling the 8259A and reading the vectors from the 8274. Software examples for each case will be shown later.

The application example is interrupt driven and uses DMA for all data transfers under 8237A control. The 8254 provides the transmit and receive clocks for the 8274. The 8274 was run at 400K baud with a local loop-back (jumper wire) on Channel A data. The board was also run at 800K baud by modifying the software as will be discussed later in the Special Applications section. One detail to note is that the Rx Channel DMA request line from the 8274 has higher priority than the Tx Channel DMA request line. The 8274 master clock was 4.0 MHz. The on-board RAM is used to define transmit and receive data buffers. In this application, the data is read from memory location 800H through 810H and transferred to memory location 900H to 910H through the 8274 Serial Link. The operation is full duplex. 8274 modem control pins,  $\overline{\text{CTS}}$  and  $\overline{\text{CD}}$  have been tied low (active).

## Software

The software consists of a monitor program and a program to exercise the 8274 in the SDLC mode. Appendix A contains the entire program listing. For the sake of clarity, each source module has been rewritten in a simple language and will be discussed here individually. Note that some labels in the actual listings in the Appendix will not match with the labels here. Also the listing in the Appendix sets up some flags to communicate with the monitor. Some of these flags are not explained in detail for the reason that they are not pertinent to this discussion. The monitor takes the command from a keyboard and executes this program, logging any error condition which might occur.

## 8274 Initialization

The MPSC is initialized in the SDLC mode for Channel A. Channel B is disabled. See Figure 18 for the initialization routine. Note that WR4 is initialized before setting up the transmitter and receive parameters. However, it may also be pointed out that other than WR4, all the other registers may be programmed in any order. Also SDLC-CRC has been programmed for correct operation. An incorrect CRC selection will result in incorrect operation. Also note that receive interrupt on first receive character has been programmed although Channel A is in the DMA mode.

## Interrupt Routines

The 8274 interrupt routines will be discussed here. On an 8274 interrupt, program branches off to the "Main Interrupt Routine". In main interrupt routine, status register RR2 is read. RR2 contains the modified vector. The cause of the interrupt is determined by reading the modified bits of the vector. Note that the 8274 has been programmed in the non-vectored mode and status affects vector bit has been set. Depending on the value of the modified bits, the appropriate interrupt routine is called. See Figure 19 for the flow diagram and Figure 20 for the source code. Note that an End of Interrupt Command is issued after servicing the interrupt. This is necessary to enable the lower priority interrupts.

Figure 21 shows all the interrupt routines called by the Main Interrupt Routine. "Ignore - Interrupt" as the name implies, ignores any interrupts and sets the FAIL flag. This is done because this program is for Channel A only and we are ignoring any Channel B interrupts. The important thing to note is the Channel A Receiver Character available routine. This routine is called after receiving the first character in the SDLC frame. Since the transfer mode is DMA, we have a maximum of three character times to service this interrupt by enabling the DMA controller.




Figure 19. Interrupt Response Flow Diagram

```

/*****
/* MAIN INTERRUPT ROUTINE */
*****/
OUTPUT(COMMAND_B_74) = 2;          /* SET POINTER TO 2*/
TEMP = INPUT(STATUS_B_74) AND 07H; /* READ INTERRUPT VECTOR */
                                   /* CHECK FOR CHA INT ONLY*/

/* FOR THIS APPLICATION CH B INTERRUPTS ARE IGNORED*/
DO CASE TEMP;
  CALL  IGNORE_INT;          /* V2V1V0 = 000*/
  CALL  IGNORE_INT;          /* V2V1V0 = 001*/
  CALL  CHB_RX_CHAR;         /* V2V1V0 = 010*/
  CALL  IGNORE_INT;          /* V2V1V0 = 011*/
  CALL  IGNORE_INT;          /* V2V1V0 = 100*/
  CALL  CHA_EXTERNAL_CHANGE; /* V2V1V0 = 101*/
  CALL  CHA_RX_CHAR;         /* V2V1V0 = 110*/
  CALL  CHA_RX_SPECIAL;     /* V2V1V0 = 111*/
END;
OUTPUT(COMMAND_A_74) = 38H;      /* END OF INTERRUPT FOR B274 */
RETURN;
END INTERRUPT_8274;

```

Figure 20. Typical Main Interrupt Routine

```

/*****
/* CHANNEL A EXTERNAL/STATUS CHANGE INTERRUPT HANDLER */
*****/
CHA_EXTERNAL_CHANGE: PROCEDURE;
TEMP = INPUT(STATUS_A_74);      /* STATUS REG 1*/
IF (TEMP AND END_OF_TX_MESSAGE) = END_OF_TX_MESSAGE THEN
  TXDONE_S=DONE;
ELSE DO;
  TXDONE_S=DONE;
  RESULTS_S=FAIL;
END;
OUTPUT(COMMAND_A_74) = 10H;     /* RESET EXT/STATUS INTERRUPTS */
RETURN;
END CHA_EXTERNAL_CHANGE;
/*****
/* CHANNEL A SPECIAL RECEIVE CONDITIONS INTERRUPT HANDLER */
*****/
CHA_RX_SPECIAL: PROCEDURE;
  OUTPUT(COMMAND_A_74) = 1;
  TEMP = INPUT(STATUS_A_74);
  IF (TEMP AND END_OF_FRAME) = END_OF_FRAME THEN
    DO;
      IF (TEMP AND 040H) = 040H THEN
        RESULTS_S = FAIL;      /* CRC ERROR */
        RXDONE_S = DONE;
        OUTPUT(COMMAND_A_74) = 30H; /*ERROR RESET*/
      END;
      ELSE DO;
        IF (TEMP AND 20H) = 20H THEN DO;
          RESULTS_S = FAIL;    /* RX OVERRUN ERROR*/
          RXDONE_S = DONE;
          OUTPUT(COMMAND_A_74) = 30H; /*ERROR RESET*/
        END;
      END;
    END;
  RETURN;
END CHA_RX_SPECIAL;
/*****
/* CHANNEL A RECEIVE CHARACTER AVAILABLE */
*****/
CHA_RX_CHAR: PROCEDURE;
OUTPUT(SINGLE_MASK) = CHO_SEL;  /*ENABLE RX DMA CHANNEL*/
RETURN;
END CHA_RX_CHAR;

```

Figure 21. 8274 Typical Interrupt Handling Routines

It may be recalled that the receiver buffer is three bytes deep in addition to the receiver shift register. At very high data rates, it may not be possible to have enough time to read RR2, enable the DMA controller without overrunning the receiver. In a case like this, the DMA controller may be left enabled before receiving the Receive Character Interrupt. Remember, the Rx DMA request and interrupt for the receive character appears at the same time. If the DMA controller is enabled, it would service the DMA request by reading the received character. This will make the 8274 interrupt line go inactive. However, the 8259A has latched the interrupt and a regular interrupt acknowledge sequence still occurs after the DMA controller has completed the transfer and given up the bus. The 8259A will return Level 7 interrupt since the 8274 interrupt has gone away. The user software must take this into account, otherwise the CPU will hang up.

The procedure shown for the Special Receive Condition Interrupt checks if the interrupt is due to the End of Frame. If this is not TRUE, the FAIL flag is set and the

program aborted. For a real life system, this must be followed up by error recovery procedures which obviously are beyond the scope of this Application Note.

The transmission is terminated when the End of Message (RR0, D6) interrupt is generated. This interrupt is serviced in the Channel A External/Status Change interrupt procedure. For any other change in external status conditions, the program is aborted and a FAIL flag set.

### Main Program

Finally, we will briefly discuss the main program. Figure 22 shows the source program. It may be noted that the Transmit Under-run latch is reset after loading the first character into the 8274. This is done to ensure CRC transmission at the end of the frame. Also, the first character is loaded from the CPU to start DMA transfer of subsequent data. This concludes our discussion on hardware and software example. Appendix A also includes the software written to exercise the 8274 in the vectored mode by disabling the 8259A.

```

CHA_SDLC_TEST: PROCEDURE BYTE PUBLIC;

    CALL    ENABLE_INTERRUPTS_S; /
    CALL    INIT_8274_SDLC_S;
    ENABLE;
    OUTPUT(COMMAND_A_74) = 28H; /* RESET TX INT/DMA */
    OUTPUT(COMMAND_B_74) = 28H; /* BEFORE INITIALIZING 8237*/
    CALL    INIT_8237_S;
    OUTPUT(DATA_A_74) = 55H; /*LOAD FIRST CHARACTER FROM */
                                /*CPU */
    /* TO ENSURE CRC TRANSMISSION, RESET TX UNDERRUN LATCH */
    OUTPUT(COMMAND_A_74) = 0C0H;
    RXDONE_S, TXDONE_S=NOT_DONE; /* CLEAR ALL FLAGS */
    RESULTS_S=PASS; /* FLAG SET FOR MONITOR */
    DO WHILE TXDONE_S=NOT_DONE; /* DO UNTIL TERMINAL COUNT */
    END;

    DO WHILE (INPUT(STATUS_A_74) AND 04H) <> 04H;
    /* WAIT FOR CRC TO GET TRANSMITTED */
    /* TEST FOR TX BUFFER EMPTY TO VERIFY THIS*/
    END;
    DO WHILE RXDONE_S=NOT_DONE; /* DO UNTIL TERMINAL COUNT */
    END;
    CALL    STOP_8237_S;
END CHA_SDLC_TEST;

```

Figure 22. Typical 8274 Transmit/Receive Set-Up in SDLC Mode




Figure 23. 8274 Daisy Chain Vectored Mode

**SPECIAL APPLICATIONS**

In this section, some special application issues will be discussed. This will be useful to a user who may be using a mode which is possible with the 8274 but not explicitly explained in the data sheet.

**MPSC Daisy Chain Operation**

Multiple MPSC can be connected in a daisy-chain configuration (see Figure 23). This feature may be useful in an application where multiple communication channels may be required and because of high data rates, conventional interrupt controller is not used to avoid long interrupt response times. To configure the MPSCs for the daisy chain operation, the interrupt priority input pins (IPI) and interrupt priority output pins (IPO) of the MPSC should be connected as shown. The highest priority device has its IPI pin connected to ground. Each MPSC is programmed in a vectored mode with status affects vector bit set. In the 8085 basic systems, only one MPSC should be programmed in the 8085 Mode 1. This is the MPSC which will put the call vector (CD Hex) on the data bus in response to the first INTA pulse (See Figure 15). It may be pointed out that the MPSC in 8085 Mode 1 will provide

the call vector irrespective of the state of IPI pin. Once a higher priority MPSC generates an interrupt, its IPO pin goes inactive thus preventing lower priority MPSCs from interrupting the CPU. Preferably the highest priority MPSC should be programmed in 8085 Mode 1. It may be recalled that the Priority Resolve Time on a given MPSC extends from the falling edge of the first INTA pulse to the falling edge of the second INTA pulse. During this period, no new internal interrupt requests are accepted. The maximum number of the MPSCs that can be connected in a daisy chain is limited by the Priority Resolution Time. Figure 24 shows a maximum number of MPSCs that can be connected in various CPU systems. It may be pointed out that IPO to IPI delay time specification is 100ns.

**Bisync Transparent Communication**

Bisync applications generally require that data transparency be established during communication. This requires that the special control characters may not be included in the CRC accumulation. Refer to the Synchronous Protocol Overview section for a more detailed discussion on data transparency. The 8274 can be used for transparent communication in Bisync communications. This is made

System Configuration	Priority Resolution Time Min (ns)	Number of 8274s Daisy Chained (Max)
8086-1	400	4
8086-2	500	5
8086	800	8
8088	800	8
8085-2	1200	12
8085A	1920	19

Note: Zero wait states have been assumed.

Figure 24. 8274 Daisy Chain Operation

possible by the capability of the MPSC to selectively turn-on/turnoff the CRC accumulation while transmitting or receiving. In bisync transparent transmit mode, the special characters (DLE, DLE SYN etc) are excluded from CRC calculation. This can be easily accomplished by turning off the transmit CRC calculation (WR5: D5=0) before loading the special character into the transmit buffer. If the next character is to be included in the CRC accumulation, then the CRC can be enabled (WR5: D5=1). See Figure 25 for a typical flow diagram.




Figure 25. Transmit in Bisync Transparent Mode

During reception, it is possible to exclude received character from CRC calculation by turning off the Receive CRC after reading the special character. This is made possible by the fact that the received data is presented to receive CRC checker 8 bit times after the character has been received. During this 8 bit times, the CPU must read the character and decide if it wants it to be included in the CRC calculation. Figure 26 shows the typical flow diagram to achieve this.

It should be noted that the CRC generator must be enabled during CRC reception. Also, after reading the CRC bytes, two more characters (SYNC) must be read before checking for CRC check result in RR1.

### Auto Enable Mode

In some data communication applications, it may be required to enable the transmitter or the receiver when the CTS or the DCD lines respectively, are activated by the modems. This may be done very easily by programming the 8274 into the Auto Enable Mode. The auto enable mode is set by writing a '1' to WR3,D5. The function of this mode is to enable the transmitter automatically when CTS goes active. The receiver is enabled when DCD goes active. An in-active state of CTS or DCD pin will disable the transmitter or the receiver respectively. However, the Transmit Enable bit (WR5:D3) and Receive Enable bit




Figure 26. Receive in Bisync Transparent Mode

(WR3:D1) must be set in order to use the auto enable mode. In non-auto mode, the transmitter or receiver is enabled if the corresponding bits are set in WR5 and WR3, irrespective of the state CTS or DCD pins. It may be recalled that any transition on CTS or DCD pin will generate External/Status Interrupt with the corresponding bits set in RR1. This interrupt can be cleared by issuing a Reset External/Status interrupt command as discussed earlier.

Note that in auto enable mode, the character to be transmitted must be loaded into the transmit buffer after the CTS becomes active, not before. Any character loaded into the transmit buffer before the CTS became active will not be transmitted.

### High Speed DMA Operation

In the section titled Application Example, the MPSC has been programmed to operate in DMA mode and receiver is programmed to generate an interrupt on the first receive character. You may recall that the receive FIFO is three bytes deep. On receiving the interrupt on the first receive character, the CPU must enable the DMA controller within three received byte times to avoid receiver over-run condition. In the application example, at 400K baud, the CPU had approximately 60 μs to enable the DMA controller to avoid receiver buffer overflow. However, at higher baud rates, the CPU may not have enough time to enable the DMA controller in time. For example, at 1M baud, the CPU should enable the DMA controller within approximately 24 μs to avoid receiver buffer overrun. In most applications, this is not sufficient time. To solve this problem, the DMA controller should be left enabled before getting the interrupt on the first receive character (which is accompanied by the Rx DMA request for the appropriate channel). This will allow the DMA controller to start DMA transfer as soon as the Rx DMA request becomes active without giving the CPU enough time to re-



spond to the interrupt on the first receive character. The CPU will respond to the interrupt *after* the DMA transfer has been completed and will find the 8259A (See Application Example) responding with interrupt level 7, the lowest priority level. Note that the 8274 interrupt request was satisfied by the DMA controller, hence the interrupt on the first receive character was cleared and the 8259A had no pending interrupt. Because of no pending interrupt, the 8259A returned interrupt level 7 in response to the INTA sequence from the CPU. The user software should take care of this interrupt.

## PROGRAMMING HINTS

This section will describe some useful programming hints which may be useful in program development.

### Asynchronous Operation

At the end of transmission, the CPU must issue "Reset Transmit Interrupt/DMA Pending" command in WR0 to reset the last transmit empty request which was not satisfied. Failing to do so will result in the MPSC locking up in a transmit empty state forever.

### Non-Vectored Mode

In non-vectored mode, the Interrupt Acknowledge pin (INTA) on the MPSC must be tied high through a pull-up resistor. Failing to do so will result in unpredictable response from the 8274.

### HDLC/SDLC Mode

When receiving data in SDLC mode, the CRC bytes must be read by the CPU (or DMA controller) just like any other data field. Failing to do so will result in receiver buffer overflow. Also, the End of Frame Interrupt indicates that the entire frame has been received. At this point, the CRC result (RR1:D6) and residue code (RR1:D3, D2, D1) may be checked.

### Status Register RR2

RR2 contains the vector which gets modified to indicate the source of interrupt (See the section titled MPSC Modes of Operation). However, the state of the vector does not change if no new interrupts are generated. The contents of RR2 are only changed when a new interrupt is generated. In order to get the correct information, RR2 must be read only after an interrupt is generated, otherwise it will indicate the previous state.

## Initialization Sequence

The MPSC initialization routine must issue a channel Reset Command at the beginning. WR4 should be defined before other registers. At the end of the initialization sequence, Reset External/Status and Error Reset commands should be issued to clear any spurious interrupts which may have been caused at power up.

## Transmit Under-run/EOM Latch

In SDLC/HDLC, bisync and monosync mode, the transmit underrun/EOM must be reset to enable the CRC check bytes to be appended to the transmit frame or transmit message. The transmit under-run/EOM latch can be reset only after the first character is loaded into the transmit buffer. When the transmitter under-runs at the end of the frame, CRC check bytes are appended to the frame/message. The transmit under-run/EOM latch can be reset at any time during the transmission after the first character. However, it should be reset *before* the transmitter under-runs otherwise, both bytes of the CRC may not be appended to the frame/message. In the receive mode in bisync operation, the CPU must read the CRC bytes and two more SYNC characters before checking for valid CRC result in RR1.

## Sync Character Load Inhibit

In bisync/monosync mode only, it is possible to prevent loading sync characters into the receive buffers by setting the sync character load inhibit bit (WR3:D1 = 1). Caution must be exercised in using this option. It may be possible to get a CRC character in the received message which may match the sync character and not get transferred to the receive buffer. However, sync character load inhibit should be enabled during all pre-frame sync characters so the software routine does not have to read them from the MPSC.

In SDLC/HDLC mode, sync character load inhibit bit must be reset to zero for proper operation.

## EOI Command

EOI Command can only be issued through channel A irrespective of which channel had generated the interrupt.

## Priority in DMA Mode

There is no priority in DMA mode between the following four signals: TxDRQ(CHA), RxDRQ(CHA), TxDRQ(CHB), RxDRQ(CHB). The priority between these four signals must be resolved by the DMA controller. At any given time, all four DMA channels from the 8274 are capable of going active.

## **APPENDIX A**

### **APPLICATION EXAMPLE: SOFTWARE LISTINGS**

PL/M-86 COMPILER    ISBC 88/45 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE INIT\_8274\_S  
 OBJECT MODULE PLACED IN :F1:SINI74.OBJ  
 COMPILER INVOKED BY: PLM86.86 :F1:SINI74.PLM TITLE(ISBC 88/45 8274 CHANNEL  
 A SDLC TEST) COMPACT NOINTVECTOR ROM

```

/*****
/*
/*      INITIALIZE THE 8274 FOR SDLC MODE      */
/*
/*      1. RESET CHANNEL                      */
/*      2. EXTERNAL INTERRUPTS ENABLED        */
/*      3. NO WAIT                            */
/*      4. PIN 10 = RTS                       */
/*      5. NON-VECTORED INTERRUPT-8086 MODE   */
/*      6. CHANNEL A DMA, CH B INT           */
/*      7. TX AND RX = 8 BITS/CHAR          */
/*      9. ADDRESS SEARCH MODE               */
/*     10. CD AND CTS AUTO ENABLE            */
/*     11. X1 CLOCK                          */
/*     12. NO PARITY                          */
/*     13. SDLC/HDLC MODE                     */
/*     14. RTS AND DTR                        */
/*     15. CCITT - CRC                        */
/*     16. TRANSMITTER AND RECEIVER ENABLED  */
/*     17. 7EH = FLAG                         */
/*
*****/

1      INIT_8274_S: DO;

      $INCLUDE (:F1:PORTS.PLM)

=     /*****
=     /*
=     /*      ISBC 88/45 PORT ASSIGNMENTS      */
=     /*
=     *****/

2      1 = DECLARE LIT LITERALLY 'LITERALLY';

      = /* 8237A-5 PORTS */

3      1 = DECLARE CHO_ADDR        LIT    '080H',
      =        CHO_COUNT        LIT    '081H',
      =        CH1_ADDR         LIT    '082H',
      =        CH1_COUNT        LIT    '083H',
      =        CH2_ADDR         LIT    '084H',
      =        CH2_COUNT        LIT    '085H',
      =        CH3_ADDR         LIT    '086H',
      =        CH3_COUNT        LIT    '087H',
      =        STATUS_37        LIT    '088H',
      =        COMMAND_37       LIT    '088H',
      =        REQUEST_REG_37   LIT    '089H',
      =        SINGLE_MASK      LIT    '08AH',
      =        MODE_REG_37      LIT    '08BH',

```

PL/M-86 COMPILER    ISBC 88/45 8274 CHANNEL A SDLC TEST

```

=        CLR_BYTE_PTR_37    LIT    '08CH',
=        TEMP_REG_37        LIT    '0BDH',
=        MASTER_CLEAR_37   LIT    '0BDH',
=        ALL_MASK_37        LIT    '0BFH',

=       /* 8254-2 PORTS */

4      1 = DECLARE CTR_00        LIT    '090H',
      =        CTR_01         LIT    '091H',
      =        CTR_02         LIT    '092H',

```

```

=          CONTROL0_54      LIT      '093H',
=          STATUS0_54       LIT      '093H',
=          CTR_10           LIT      '098H',
=          CTR_11           LIT      '099H',
=          CTR12            LIT      '09AH',
=          CONTROL1_54      LIT      '09BH',
=          STATUS1_54       LIT      '09BH',

=          /* 8255 PORTS */

5 1 = DECLARE PORTA_55       LIT      '0A0H',
=          PORTB_55         LIT      '0A1H',
=          PORTC_55         LIT      '0A2H',
=          CONTROL_55       LIT      '0A3H',

=          /* 8274 PORTS */

6 1 = DECLARE DATA_A_74     LIT      '0D0H',
=          DATA_B_74       LIT      '0D1H',
=          STATUS_A_74      LIT      '0D2H',
=          COMMAND_A_74     LIT      '0D2H',
=          STATUS_B_74      LIT      '0D3H',
=          COMMAND_B_74     LIT      '0D3H',

=          /* 8259A PORTS */

7 1 = DECLARE STATUS_POLL_59 LIT      '0E0H',
=          ICW1_59          LIT      '0E0H',
=          OCW2_59          LIT      '0E0H',
=          OCW3_59          LIT      '0E0H',
=          OCW1_59          LIT      '0E1H',
=          ICW2_59          LIT      '0E1H',
=          ICW3_59          LIT      '0E1H',
=          ICW4_59          LIT      '0E1H',

=          /* 8274 REGISTER BIT ASSIGNMENTS */
=          /* READ REGISTER 0 */

8 1 = DECLARE RX_AVAIL      LIT      '01H',
=          INT_PENDING      LIT      '02H',
=          TX_EMPTY         LIT      '04H',
=          CARRIER_DETECT  LIT      '08H',
=          SYNC_HUNT        LIT      '10H',
=          CLEAR_TO_SEND    LIT      '20H',

PL/M-86 COMPILER      ISBC 88/45 8274 CHANNEL A SDLC TEST

=          END_OF_TX_MESSAGE LIT      '40H',
=          BREAK_ABORT       LIT      '80H',

=          /* READ REGISTER 1 */

9 1 = DECLARE ALL_SENT      LIT      '01H',
=          PARITY_ERROR      LIT      '10H',
=          RX_OVERRUN        LIT      '20H',
=          CRC_ERROR         LIT      '40H',
=          END_OF_FRAME      LIT      '80H',

=          /* READ REGISTER 2 */

10 1 = DECLARE TX_B_EMPTY   LIT      '00H',
=          EXT_B_CHANGE      LIT      '01H',
=          RX_B_AVAIL        LIT      '02H',
=          RX_B_SPECIAL      LIT      '03H',
=          TX_A_EMPTY        LIT      '04H',
=          EXT_A_CHANGE      LIT      '05H',
=          RX_A_AVAIL        LIT      '06H',
=          RX_A_SPECIAL      LIT      '07H',

```

```

= /* 8237 BIT ASSIGNMENTS */
11 1 = DECLARE CH0_SEL      LIT    '00H',
=      CH1_SEL      LIT    '01H',
=      CH2_SEL      LIT    '02H',
=      CH3_SEL      LIT    '03H',
=      WRITE_XFER    LIT    '04H',
=      READ_XFER     LIT    '08H',
=      DEMAND_MODE   LIT    '00H',
=      SINGLE_MODE   LIT    '40H',
=      BLOCK_MODE    LIT    '80H',
=      SET_MASK      LIT    '04H',

12 1  DELAY_S: PROCEDURE PUBLIC;
13 2  DECLARE D WORD;
14 2  D=0;
15 2  DO WHILE D<800H;
16 3  D=D+1;
17 3  END;
18 2  END DELAY_S;

19 1  INIT_8274_SDLC_S:  PROCEDURE PUBLIC;
20 2  DECLARE C  BYTE;

      $EJECT

```

PL/M-86 COMPILER 1SBC 88/45 8274 CHANNEL A SDLC TEST

```

/* TABLE TO INITIALIZE THE 8274 CHANNEL A AND B */

/* FORMAT IS: WRITE REGISTER, REGISTER DATA */
/* INITIALIZE CHANNEL ONLY */

21 2  DECLARE TABLE_74_A(*) BYTE DATA
      (00H,18H, /* CHANNEL RESET */
      00H,80H, /* RESET TX CRC */
      02H,11H, /* PIN 10=RTSB, A DMA, B INT */
      04H,20H, /* SDLC/HDLC MODE, NO PARITY */
      07H,07EH, /* SDLC FLAG */
      01H,08H, /* RX DMA ENABLE */
      05H,0EBH, /* DTR, RTS, B TX BITS, TX ENABLE, TX CRC ENABLE */
      06H,55H, /* DEFAULT ADDRESS */
      03H,0D9H, /* B RX BITS, AUTO ENABLES, HUNT MODE, */
      OFFH); /* RX CRC ENABLE */
           /* END OF INITIALIZATION TABLE */

22 2  DECLARE TABLE_74_B(*) BYTE DATA
      (02H,00H, /* INTERRUPT VECTOR */
      01H,1CH, /* STATUS AFFECTS VECTOR */
      OFFH); /* END */

/* INITIALIZE THE 8254 */

23 2  OUTPUT(CONTROLO_54)=36H;
24 2  OUTPUT(CTR_00) = LOW(20); /* BAUD RATE = 400K_BAUD*/
25 2  OUTPUT(CTR_00) = HIGH(20); /* BAUD RATE = 400K_BAUD*/

/* INITIALIZE THE 8274 */

26 2  C=0;
27 2  DO WHILE TABLE_74_B(C) <> OFFH;
28 3  OUTPUT(COMMAND_B_74) = TABLE_74_B(C);
29 3  C=C+1;
30 3  OUTPUT(COMMAND_B_74) = TABLE_74_B(C);
31 3  C=C+1;
32 3  END;

```

**REFERENCES**

1. *IBM Document No. GA27-3004-2: General Information — Binary Synchronous Communications*
2. *Application Note API34: Asynchronous Communication with the 8274 Multiple Protocol Serial Controller*. Intel Corp., Ca.
3. *8274 MPSC Data Sheet*, Intel Corporation, Ca.
4. *iSBC 88/45 Hardware Reference Manual*, Intel Corp., Ca.
5. *Computer Networks and Distributed Processing* by James Martin. Prentice Hall, Inc., N.J.

```

33 2      C=0;
34 2      DO WHILE TABLE_74_A(C) <> OFFH;
35 3          OUTPUT(COMMAND_A_74) = TABLE_74_A(C);
36 3          C=C+1;
37 3          OUTPUT(COMMAND_A_74) = TABLE_74_A(C);
38 3          C=C+1;
39 3      END;
40 2          CALL    DELAY_S;

41 2      RETURN;
42 2      END INIT_8274_SDLC_S;
43 1      END INIT_8274_S;

```

PL/M-86 COMPILER 198C 88/45 8274 CHANNEL A SDLC TEST

MODULE INFORMATION:

```

CODE AREA SIZE      = 00A8H    168D
CONSTANT AREA SIZE = 0000H     0D
VARIABLE AREA SIZE = 0003H     3D
MAXIMUM STACK SIZE = 0006H     6D
213 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

```

END OF PL/M-86 COMPILATION

PL/M-86 COMPILER 198C 88/45 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE INIT\_8237\_CHA  
OBJECT MODULE PLACED IN : F1:SINI37.OBJ  
COMPILER INVOKED BY: PLM86.86 : F1:SINI37.PLM TITLE(198C 88/45 8274 CHANNEL A SDLC  
TEST) COMPACT NOINVECTOR ROM

```

/*****/
/*
/*      8237      INITIALIZATION ROUTINE FOR DMA TRANSFER      */
/*
/*****/

1      INIT_8237_CHA: DO;

      $NOLIST

12 1      INIT_8237_S: PROCEDURE PUBLIC;

13 2      OUTPUT(MASTER_CLEAR_37)=0;
14 2      OUTPUT(COMMAND_37) = 20H;          /* EXTENDED WRITE */
15 2      OUTPUT(ALL_MASK_37) = 0FH;        /* MASK ALL REQUESTS */
16 2      OUTPUT(MODE_REQ_37) = (SINGLE_MODE OR WRITE_XFER OR CHO_SEL);
17 2      OUTPUT(MODE_REQ_37) = (SINGLE_MODE OR READ_XFER OR CH1_SEL);
18 2      OUTPUT(CLR_BYTE_PTR_37) = 0;
19 2      OUTPUT(CHO_ADDR) = 00;           /* RECEIVE BUFF AT 900H */
20 2      OUTPUT(CHO_ADDR) = 09H;
21 2      OUTPUT(CHO_COUNT) = 0H;
22 2      OUTPUT(CHO_COUNT) = 01;
23 2      OUTPUT(CH1_ADDR) = 00;           /* TRANSMIT BUFF AT 800H */
24 2      OUTPUT(CH1_ADDR) = 08H;
25 2      OUTPUT(CH1_COUNT) = 010H;
26 2      OUTPUT(CH1_COUNT) = 00H;

```

```

27 2      /* ENABLE TRANSFER */
28 2      OUTPUT(SINGLE_MASK) = CH1_SEL;      /* ENABLE TX DMA */
      RETURN;

29 2      END INIT_8237_S;

      /* TURN OFF THE 8237 CHANNELS 0 AND 1 */

30 1      STOP_8237_S: PROCEDURE PUBLIC;
31 2      OUTPUT(SINGLE_MASK) = CH1_SEL OR SET_MASK;
32 2      OUTPUT(SINGLE_MASK) = CH0_SEL OR SET_MASK;
33 2      RETURN;
34 2      END STOP_8237_S;
35 1      END INIT_8237_CHA;

```

## MODULE INFORMATION:

```

CODE AREA SIZE      = 004CH      76D
CONSTANT AREA SIZE = 0000H      0D
VARIABLE AREA SIZE = 0000H      0D

```

PL/M-86 COMPILER    ISBC 88/45 8274 CHANNEL A SDLC TEST

```

MAXIMUM STACK SIZE = 0002H      2D
143 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

```

END OF PL/M-86 COMPILATION

PL/M-86 COMPILER    ISBC 88/45 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE INTR\_8274\_S  
OBJECT MODULE PLACED IN :F1: SINTR.OBJ  
COMPILER INVOKED BY: PLM86.86 :F1: SINTR.PLM TITLE(ISBC 88/45 8274 CHANNEL  
A SDLC TEST) COMPACT NOINTVECTOR ROM

```

/*****
/*
/*      8274 INTERRUPT ROUTINE      */
/*
/*
*****/

1      INTR_8274_S: DO;
      $NOLIST
12 1      DECLARE TEMP BYTE;
13 1      DECLARE (RESULTS_S, TXDONE_S, RXDONE_S) BYTE EXTERNAL;
14 1      DECLARE INT_VEC POINTER AT (140);
15 1      DECLARE INT_VEC_STORE POINTER;
16 1      DECLARE MASK_59 BYTE;
17 1      DECLARE DONE          LIT    'OFFH',
      NDT_DONE          LIT    'OOH',
      PASS              LIT    'OFFH',
      FAIL              LIT    'OOH';

/*****
/* IGNORE INTERRUPT HANDLER */
*****/

18 1      IGNORE_INT: PROCEDURE;

19 2      RESULTS_S = FAIL;
20 2      RETURN;
21 2      END IGNORE_INT;

```



```

/*****
/* CHANNEL A EXTERNAL/STATUS CHANGE INTERRUPT HANDLER */
*****/
22 1  CHA_EXTERNAL_CHANGE: PROCEDURE;
23 2  TEMP = INPUT(STATUS_A_74); /* STATUS REG 1*/
24 2  IF (TEMP AND END_OF_TX_MESSAGE) = END_OF_TX_MESSAGE THEN
25 2  TXDONE_S=DONE;
26 2  ELSE DO;
27 3  TXDONE_S=DONE;
28 3  RESULTS_S=FAIL;
29 3  END;
30 2  OUTPUT(COMMAND_A_74) = 10H; /* RESET EXT/STATUS INTERRUPTS */
31 2  RETURN;
32 2  END CHA_EXTERNAL_CHANGE;

$EJECT

```

PL/M-86 COMPILER iSBC 88/45 8274 CHANNEL A SDLC TEST

```

/*****
/* CHANNEL A SPECIAL RECEIVE CONDITIONS INTERRUPT HANDLER */
*****/
33 1  CHA_RX_SPECIAL: PROCEDURE;
34 2  OUTPUT(COMMAND_A_74) = 1;
35 2  TEMP = INPUT(STATUS_A_74);
36 2  IF (TEMP AND END_OF_FRAME) = END_OF_FRAME THEN
37 2  DO;
38 3  IF (TEMP AND 040H) = 040H THEN
39 3  RESULTS_S = FAIL; /* CRC ERROR */
40 3  RXDONE_S = DONE;
41 3  OUTPUT(COMMAND_A_74) = 30H; /*ERROR RESET*/
42 3  END;
43 2  ELSE DO;
44 3  IF (TEMP AND 20H) = 20H THEN DO;
46 4  RESULTS_S = FAIL; /* RX OVERRUN ERROR*/
47 4  RXDONE_S = DONE;
48 4  OUTPUT(COMMAND_A_74) = 30H; /*ERROR RESET*/
49 4  END;
50 3  END;
51 2  RETURN;
52 2  END CHA_RX_SPECIAL;

/*****
/* CHANNEL A RECEIVE CHARACTER AVAILABLE */
*****/
53 1  CHA_RX_CHAR: PROCEDURE;
54 2  OUTPUT(SINGLE_MASK) = CHO_SEL; /*ENABLE RX DMA CHANNEL*/
55 2  RETURN;
56 2  END CHA_RX_CHAR;

$EJECT

```

PL/M-86 COMPILER iSBC 88/45 8274 CHANNEL A SDLC TEST

```

/* ENABLE 8274 INTERRUPTS - SET UP THE 8259A */
57 1  ENABLE_INTERRUPTS_S: PROCEDURE PUBLIC;
58 2  DECLARE CHA_INT_ON LIT '0F7H';
59 2  DISABLE;
60 2  CALL SET$INTERRUPT(39, INT_39);

```

```

61 2      INT_VEC_STORE = INT_VEC;
62 2      INT_VEC = INTERRUPT*PTR(INT_B274_S);
63 2      MASK_59 = INPUT(OCW1_59);

64 2      OUTPUT(OCW1_59) = MASK_59 AND CHA_INT_ON;

65 2      RETURN;
66 2      END ENABLE_INTERRUPTS_S;

      /* DISABLE B274 INTERRUPTS - SET UP THE B259A */

67 1      DISABLE_INTERRUPTS_S: PROCEDURE PUBLIC;
68 2      DISABLE;
69 2      INT_VEC = INT_VEC_STORE;
70 2      OUTPUT(OCW1_59) = MASK_59;
71 2      ENABLE;
72 2      RETURN;
73 2      END DISABLE_INTERRUPTS_S;

      /* CHANNEL B RECEIVE CHARACTER AVAILABLE */

74 1      CHB_RX_CHAR: PROCEDURE;
75 2      TEMP=INPUT(DATA_B_74);
76 2      OUTPUT(COMMAND_B_74) = 3BH;
77 2      RETURN;
78 2      END CHB_RX_CHAR;

      *EJECT

PL/M-86 COMPILER      iSBC 88/45 B274 CHANNEL A SDLC TEST

      /******
      /* MAIN INTERRUPT ROUTINE */
      /******

79 1      INT_B274_S: PROCEDURE INTERRUPT 35 PUBLIC;

80 2      OUTPUT(COMMAND_B_74) = 2;          /* SET POINTER TO 2*/
81 2      TEMP = INPUT(STATUS_B_74) AND 07H; /* READ INTERRUPT VECTOR */
                                          /* CHECK FOR CHA INT ONLY*/

      /* FOR THIS APPLICATION CH B INTERRUPTS ARE IGNORED*/
82 2      DO CASE TEMP;
83 3          CALL  IGNORE_INT;          /* V2V1VO = 000*/
84 3          CALL  IGNORE_INT;          /* V2V1VO = 001*/
85 3          CALL  CHB_RX_CHAR;         /* V2V1VO = 010*/
86 3          CALL  IGNORE_INT;          /* V2V1VO = 011*/
87 3          CALL  IGNORE_INT;          /* V2V1VO = 100*/
88 3          CALL  CHA_EXTERNAL_CHANGE; /* V2V1VO = 101*/
89 3          CALL  CHA_RX_CHAR;         /* V2V1VO = 110*/
90 3          CALL  CHA_RX_SPECIAL;      /* V2V1VO = 111*/
91 3      END;
92 2      OUTPUT(COMMAND_A_74) =3BH;      /* END OF INTERRUPT FOR B274 */
93 2      OUTPUT(OCW2_59) = 63H;         /* B259 EOI */
94 2      OUTPUT(OCW1_59) = INPUT(OCW1_59) AND OF7H;
95 2      RETURN;
96 2      END INT_B274_S;

      /* DEFAULT INTERRUPT ROUTINE - B259A INTERRUPT 7 */
      /* REQUIRED ONLY WHEN DMA CONTROLLER IS ENABLED */
      /* BEFORE RECEIVING FIRST CHARACTER WHICH IS */
      /* AT HIGH BAUD RATES LIKE BOOK BAUD. READ APP */
      /* NOTE SECTION 6 FOR DETAILS */

```

```

97 1      INT_39: PROCEDURE INTERRUPT 39;
98 2          OUTPUT(OCW2_59) = 20H; /* NON-SPECIFIC EOI */
99 2          OUTPUT(OCW1_59) = INPUT(OCW1_59) AND OF7H;
100 2      RESULTS_S = FAIL;
101 2      END INT_39;

102 1      END INTR_8274_S;

```

MODULE INFORMATION:

```

CODE AREA SIZE      = 01BFH      447D
CONSTANT AREA SIZE  = 0000H      0D
VARIABLE AREA SIZE  = 0006H      6D
MAXIMUM STACK SIZE  = 0022H      34D
295 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

```

END OF PL/M-86 COMPILATION

PL/M-86 COMPILER 1SBC 88/43 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE STEST

OBJECT MODULE PLACED IN :F1:STEST.OBJ

COMPILER INVOKED BY: PLM86.86 :F1:STEST.PLM TITLE(1SBC 88/43 8274 CHANNEL A SDLC TEST)

COMPACT NOINVECTOR ROM

```

/*****
/*
/*      1SBC 545 PORT A (8274) SDLC TEST
/*
/*
/*****

1      STEST: DO;

2 1      DELAY_S: PROCEDURE EXTERNAL;
3 2      END DELAY_S;

4 1      ENABLE_INTERRUPTS_S: PROCEDURE EXTERNAL;
5 2      END ENABLE_INTERRUPTS_S;

6 1      DISABLE_INTERRUPTS_S: PROCEDURE EXTERNAL;
7 2      END DISABLE_INTERRUPTS_S;

8 1      INIT_8274_SDLC_S: PROCEDURE EXTERNAL;
9 2      END INIT_8274_SDLC_S;

10 1     INIT_8237_S: PROCEDURE EXTERNAL;
11 2     END INIT_8237_S;

12 1     STOP_8237_S: PROCEDURE EXTERNAL;
13 2     END STOP_8237_S;

14 1     VERIFY_TRANSFER_S: PROCEDURE EXTERNAL;
15 2     END VERIFY_TRANSFER_S;

16 1     INT_8274_S: PROCEDURE INTERRUPT 35 EXTERNAL;
17 2     END INT_8274_S;
        $NOLIST
        $EJECT

```

PL/M-86 COMPILER 1SBC 88/43 8274 CHANNEL A SDLC TEST

```

28 1     DECLARE (RESULTS_S, TXDONE_S, RXDONE_S) BYTE PUBLIC;
29 1     DECLARE DONE          LIT 'OFFH',
        NOT_DONE             LIT 'OOH',
        PASS                 LIT 'OFFH',
        FAIL                  LIT 'OOH';

```

#EJECT

PL/M-86 COMPILER    ISBC 88/45 8274 CHANNEL A SDLC TEST

```

30  1      CHA_SDLC_TEST: PROCEDURE BYTE PUBLIC;

31  2          CALL    ENABLE_INTERRUPTS_S;
32  2          CALL    INIT_8274_SDLC_S;
33  2          ENABLE;
34  2          OUTPUT(COMMAND_A_74) = 28H;  /* RESET TX INT/DMA      */
35  2          OUTPUT(COMMAND_B_74) = 28H;  /* BEFORE INITIALIZING 8237*/
36  2          CALL    INIT_8237_S;
37  2          OUTPUT(DATA_A_74) = 55H;  /* LOAD FIRST CHARACTER FROM CPU*/

          /* TO ENSURE CRC TRANSMISSION RESET TX UNDERRUN LATCH*/
38  2          OUTPUT(COMMAND_A_74) = 0COH;
39  2          RXDONE_S, TXDONE_S=NOT_DONE;      /* CLEAR ALL FLAGS */
40  2          RESULTS_S=PASS;                  /* FLAG SET FOR MONITOR*/

41  2          DO WHILE TXDONE_S=NOT_DONE;      /* DO UNTIL TERMINAL COUNT*/
42  3          END;

43  2          DO WHILE(INPUT(STATUS_A_74) AND 04H) <> 04H;
          /* WAIT FOR CRC TO GET TRANSMITTED */
          /* TEST FOR TX BUFFER EMPTY TO VERIFY THIS*/
44  3          END;
45  2          DO WHILE RXDONE_S=NOT_DONE;      /* DO UNTIL TERMINAL COUNT*/
46  3          END;

47  2          CALL    STOP_8237_S;
48  2          CALL    DISABLE_INTERRUPTS_S;
49  2          CALL    VERIFY_TRANSFER_S;

50  2          RETURN RESULTS_S;

51  2      END CHA_SDLC_TEST;
52  1      END TEST;

```

MODULE INFORMATION:

```

CODE AREA SIZE      = 0063H      99D
CONSTANT AREA SIZE  = 0000H      0D
VARIABLE AREA SIZE  = 0003H      3D
MAXIMUM STACK SIZE  = 0004H      4D
198 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

```

END OF PL/M-86 COMPILATION

PL/M-86 COMPILER    ISBC 88/45 8274 CHANNEL A SDLC TEST

SERIES-III PL/M-86 V2.0 COMPILATION OF MODULE VECTOR\_MODE  
OBJECT MODULE PLACED IN :F1:VECTOR.OBJ  
COMPILER INVOKED BY: PLM86.86 :F1:VECTOR.PLM TITLE(ISBC 88/45 8274 CHANNEL A SDLC TEST)

```

/*****
/*
/*          8274 INTERRUPT HANDLING ROUTINE FOR          */
/*          8274 VECTOR MODE                            */
/*          STATUS AFFECTS VECTOR                        */
/*
/*
/*****

```

```

/* THIS IS AN EXAMPLE OF HOW 8274 CAN BE USED IN VECTORED MODE.      */
/* THE 1SBC88/45 BOARD WAS WIRED TO DISABLE THE PIT 8259A AND        */
/* ENABLE THE 8274 TO PLACE ITS VECTOR ON THE DATABUS IN RESPONSE    */
/* TO THE INTA SEQUENCE FROM THE 8088. OTHER MODIFICATIONS INCLUDED  */
/* CHANGES TO 8274 INITIALIZATION PROGRAM (SINI74). TO PROGRAM 8274 */
/* INTO VECTORED MODE (WRITE REGISTER 2A D5=1).                      */
*/

1      VECTOR_MODE: DO;
      $NOLIST

12     1      DECLARE TEMP BYTE;
13     1      DECLARE (RESULTS_S, TXDONE, RXDONE) BYTE EXTERNAL;
14     1      DECLARE DONE LITERALLY 'OFFH',
           NOT_DONE LITERALLY 'OOH',
           PASS LITERALLY 'OFFH',
           FAIL LITERALLY 'OOH';

      /*****
      /* TRANSMIT INTERRUPT CHANNEL A INTERRUPT WILL NOT BE SEEN IN THE */
      /* DMA OPERATION.                                               */
      *****/

15     1      TX_INTERRUPT_CHA: PROCEDURE INTERRUPT 84;
16     2      OUTPUT(COMMAND_A_74) = 00101000B; /*RESET TXINT PENDING*/
17     2      OUTPUT(COMMAND_A_74) = 00111000B; /*EOI*/
18     2      END TX_INTERRUPT_CHA;

      /*****
      /* EXTERNAL/STATUS INTERRUPT PROCEDURE: CHECKS FOR END OF MESSAGE */
      /* ONLY. IF THIS IS NOT TRUE THEN THE FAIL FLAG IS SET. HOWEVER,  */
      /* A USER PROGRAM SHOULD CHECK FOR OTHER EXT/STATUS CONDITIONS  */
      /* ALSO IN RRI AND THEN TAKE APPROPRIATE ACTION BASED ON THE     */
      /* APPLICATION.                                                  */
      *****/

19     1      EXT_STAT_CHANGE_CHA: PROCEDURE INTERRUPT 85;
20     2      TEMP = INPUT(STATUS_A_74);
21     2      IF (TEMP AND END_OF_TX_MESSAGE) = END_OF_TX_MESSAGE THEN
22     2          TXDONE = DONE;
23     2      ELSE DO;
24     3          TXDONE = DONE;

PL/M-86 COMPILER 1SBC 88/45 8274 CHANNEL A SDLC TEST

25     3      RESULTS_S = FAIL;
26     3      END;

27     2      OUTPUT(COMMAND_A_74) = 00010000B; /*RESET EXT STAT INT*/
28     2      OUTPUT(COMMAND_A_74) = 00111000B; /*EOI*/
29     2      RETURN;
30     2      END EXT_STAT_CHANGE_CHA;

      /*****
      /* RECEIVER CHARACTER AVAILABLE INTERRUPT WILL APPEAR ONLY ON FIRST*/
      /* RECEIVE CHARACTER. SINCE DMA CONTROLLER HAS BEEN ENABLED BEFORE */
      /* THE FIRST CHARACTER IS RECEIVED, THE RECEIVER REQUEST IS      */
      /* SERVICED BY THE DMA CONTROLLER.                                */
      *****/

31     1      RX_CHAR_AVAILABLE_CHA: PROCEDURE INTERRUPT 86;
32     2      OUTPUT(COMMAND_A_74) = 00111000B; /*EOI*/
33     2      RETURN;
34     2      END RX_CHAR_AVAILABLE_CHA;
      $EJECT

```

PL/M-86 COMPILER    ISBC 88/45 8274 CHANNEL A SDLC TEST

```

/*****
/*      SPECIAL RECEIVE CONDITION INTERRUPT SERVICE ROUTINE CHECKS FOR */
/*      END OF FRAME BIT ONLY.  SEE SPECIAL SERVICE ROUTINE FOR NON-  */
/*      VECTORED MODE FOR CRC CHECK AND OVERRUN ERROR CHECK.        */
/*****

35  1      SPECIAL_RX_CONDITION_CHA: PROCEDURE INTERRUPT 87;

36  2          OUTPUT(COMMAND_A_74) = 1;                /*POINTER 1*/
37  2          TEMP = INPUT(STATUS_A_74);
38  2          IF (TEMP AND END_OF_FRAME) = END_OF_FRAME THEN
39  2              RxDONE = DONE;
40  2          ELSE DO;
41  3              RxDONE = DONE;
42  3              RESULTS_S = FAIL;
43  3          END;
44  2          OUTPUT(COMMAND_A_74) = 00110000B;        /*ERROR RESET*/
45  2          OUTPUT(COMMAND_A_74) = 00111000B;        /*EDI*/
46  2          RETURN;
47  2      END SPECIAL_RX_CONDITION_CHA;

48  1      ENABLE_INTERRUPTS: PROCEDURE PUBLIC;
49  2      DISABLE;
50  2      CALL SET*INTERRUPT(84, TX_INTERRUPT_CHA);
51  2      CALL SET*INTERRUPT(85, EXT_STAT_CHANGE_CHA);
52  2      CALL SET*INTERRUPT(86, RX_CHAR_AVAILABLE_CHA);
53  2      CALL SET*INTERRUPT(87, SPECIAL_RX_CONDITION_CHA);
54  2      RETURN;
55  2      END ENABLE_INTERRUPTS;

56  1      END VECTOR_MODE;
/*****
/*****

```

MODULE INFORMATION:

```



CODE AREA SIZE      = 012EH      302D
CONSTANT AREA SIZE = 0000H      0D
VARIABLE AREA SIZE = 0001H      1D
MAXIMUM STACK SIZE = 001EH      30D
226 LINES READ
0 PROGRAM WARNINGS
0 PROGRAM ERRORS

```




END OF PL/M-86 COMPILATION

## **APPENDIX B**


### **MPSC READ/WRITE REGISTER DESCRIPTIONS**









WRITE REGISTER 4 (WR4):




WRITE REGISTER 5 (WR5):



WRITE REGISTER 6 (WR6):



WRITE REGISTER 7 (WR7):







**APPLICATION  
NOTE**

**AP-222**

November 1984

**Asynchronous and SDLC  
Communications with 82530**

**SHARAD GANDHI**

---

**ASYNCHRONOUS  
AND SDLC  
COMMUNICATIONS WITH  
82530**

**CONTENTS**

**INTRODUCTION**

1. SCC Port Definition
2. Accessing the SCC Registers
3. Initialization fo ASYNC Operation
4. ASYNC Communication in Polling Mode
5. ASYNC Communication in Interrupt Mode
6. Initialization for SDLC Communication
7. SDLC Frame Reception
8. SDLC Frame Transmission
9. SDLC Interrupt Routines

**CONCLUSIONS**

**REFERENCES**

**APPENDIX A—82530-BAUD RATE  
GENERATORS**

**APPENDIX B—MODEM CONTROL  
PINS ON THE 82350**

**APPENDIX C—INTERFACING 82530  
TO 80186**

## INTRODUCTION

INTEL's 82530, Serial Communications Controller (SCC), is a dual channel, multi-protocol data communications peripheral. It is designed to interface to high speed communications lines using asynchronous, byte synchronous and bit synchronous protocols. It runs up to 1.5 Mbits/sec, has on-chip baud rate generators and on-chip NRZI encoding and decoding circuits — very useful for SDLC communication. This application note shows how to write I/O drivers for the 82530 to do initialization and data links using asynchronous (ASYNC) and SDLC protocols. The appendix includes sections to show how the on-chip baud rate generators could be programmed, how the modem control pins could be used and how the 82530 could be interfaced to INTEL's 80186/188 processors.

This article deals with the software for the following:

1. SCC port definition
2. Accessing the SCC registers
3. Initialization for ASYNC communication
4. ASYNC communication in polling mode
5. ASYNC communication in interrupt mode
6. Initialization for SDLC communication
7. SDLC frame reception
8. SDLC frame transmission
9. SDLC interrupt routines

The description is written around illustrations of the actual software written in PLM86 for a 80186 - 82530 system.

## I. SCC Port Definition

The Figure 1 shows how the 4 ports (2 per channel) of the SCC can be defined. Note that the sequence of ports in the ascending order of addresses is *not* the one that is normally expected. In the ascending order it is: command (B), data (B), command (A) and data (A). In an 80186 - 82530 system, the interconnection is as follows:

	PCSn	---	CS	
	A1	---	D/C	
80186 pins	A2	---	A/B	82530 pins
	RD	---	RD	
	WR	---	WR	

## 2. Accessing the SCC Registers

The SCC has 16 registers on each of the channels (A and B). For each channel there is only one port, the command port, to access all the registers. The register #0 can be always accessed directly through the command port. All other registers are accessed indirectly through register #0. First, the number of the register to be accessed is written to the register #0 - see the statement, in Figure 2: 'output (ch\_a\_command) = reg\_no and 0fh'. Then, the desired register is written to or read out of the register #0. The Figure 2 shows 4 procedures: rra and wrb, for reading and writing channel A registers; rrb and wrb, for reading and writing channel B registers. The read procedures are of the type 'byte' - they return the contents of the register being read. The write procedures require two parameters - the register number and the value to be written.

```

/*-----*/
declare ch_b_command  literally 'pcs5 + 0', /* scc channel_b command word*/
        ch_b_data      literally 'pcs5 + 2', /* scc channel_b data word */
        ch_a_command  literally 'pcs5 + 4', /* scc channel_a command word */
        ch_a_data      literally 'pcs5 + 6', /* scc channel_a data word */
/*-----*/
231262-1

```

Figure 1. SCC Port Definition

```
/*-----*/  
/* read selected scc register */  
rra: procedure (reg_no) byte;  
  declare reg_no byte;  
  
  if (reg_no and 0fh) <> 0  
  then output(ch_a_command) = reg_no and 0fh;  
  return input(ch_a_command);  
end rra;  
  
rrb: procedure (reg_no) byte;  
  declare reg_no byte;  
  
  if (reg_no and 0fh) <> 0  
  then output(ch_b_command) = reg_no and 0fh;  
  return input(ch_b_command);  
end rrb;  
  
/* write selected scc register */  
wra: procedure (reg_no, value);  
  declare reg_no byte;  
  declare value byte;  
  
  if (reg_no and 0fh) <> 0  
  then output(ch_a_command) = reg_no and 0fh;  
  output(ch_a_command) = value;  
end wra;  
  
wrb: procedure (reg_no, value);  
  declare reg_no byte;  
  declare value byte;  
  
  if (reg_no and 0fh) <> 0  
  then output(ch_b_command) = reg_no and 0fh;  
  output(ch_b_command) = value;  
end wrb;  
/*-----*/  
231262-2
```

Figure 2. Accessing the SCC Registers

### 3. Initialization for ASYNC Operation

Channel B of the SCC is used to perform ASYNC communication. Figure 3 shows how the channel B is initialized and configured for ASYNC operation. This is done by writing the various channel B registers with the proper parameters as shown. The comments in the program show what is achieved by each statement. After a software reset of the channel, register #4 should be written before writing to the other registers. The on-chip Baud Rate Generator is used to generate a 1200 bits/sec clock for both the transmitter and the receiver. The interrupts for transmitter and/or receiver are enabled only for the interrupt mode of operation; for polling, interrupts must be kept disabled.

### 4. ASYNC Communication in Polling Mode

Figure 4 shows the procedures for reading in a received character from the 82530 (scc\_in) and for writing out a character to the 82530 (scc\_out) in the polling mode.

The scc\_in procedure returns a byte value which is the character read in. The receiver is polled to find if a character has been received by the SCC. Only when a character has been received, the character is read in from the data port of the SCC channel B.

The scc\_out procedure requires a byte parameter which is the character being written out. The transmit-

```

/*-----*/
scc_init_b: procedure;

/* scc ch B register initialization for ASYNC mode */

    call wrb(09, 01000000b); /* channel B reset */
    call wrb(04, 11001110b); /* 2 stop, no parity, brf = 64x */
    call wrb(02, 00100000b); /* vector = 20h */
    call wrb(03, 11000000b); /* rx 8 bits/char, no auto-enable */
    call wrb(05, 01100000b); /* tx 8 bits/char */
    call wrb(06, 00000000b);
    call wrb(07, 00000000b);
    call wrb(09, 00000001b); /* vector includes status */
    call wrb(10, 00000000b);
    call wrb(11, 01010110b); /* rxc = txc = BRG, trxc = BRG out */
    call wrb(12, 00011000b); /* to generate 1200 baud, x64 @ 4 mhz */
    call wrb(13, 00000000b);
    call wrb(14, 00000011b); /* BRG source = SYS CLK, enable BRG */
    call wrb(15, 00000000b); /* all ext status interrupts off */

/* enables */

    call wrb(03, 11000001b); /* scc-b receive enable */
    call wrb(05, 11101010b); /* scc-b transmit enable, dtr on, rts on */

/* enable interrupts - only for interrupt driven ASYNC I/O */

    call wrb(09, 00001001b); /* master IE, vector includes status */
    call wrb(01, 00010011b); /* tx, rx, ext interrupts enable */

end scc_init_b;

/*-----*/

```

231262-3

Figure 3. Initialization for ASYNC Communication



```

/*-----*/
/* scc data character input from channel B */
scc_in: procedure byte;
    declare char byte;
    do while (input(ch_b_command) and 1h) = 0; end;
    char = input(ch_b_data); /* if rx data character is available */
    return char; /* then input it to buffer */
end scc_in;
/* scc data character output to channel B */
scc_out: procedure (char);
    declare char byte;
    do while (input(ch_b_command) and 4h) = 0; end;
    output(ch_b_data) = char; /* if tx buff empty then transfer the */
    /* data character to tx buff */
end scc_out;
/*-----*/

```

231262-4

Figure 4. ASYNC Communication in Polling Mode

ter is polled for being ready to transmit the next character before writing the character out to the data port of SCC channel B.

Typical calls to these procedures are:

```

abc_variable = scc_in;
call scc_out (xyz_variable);

```

### 5. ASYNC Communication in Interrupt Mode

In contrast to polling for the receiver and/or the transmitter to be ready with/for the next character, the 82530 can be made to interrupt when it is ready to do receive or transmit.

The on-chip interrupt controller of the SCC can be made to operate in the vectored mode. In this mode, it generates interrupt vectors that are characteristic of the event causing the interrupt. For the example here, the vector base is programmed at 20h and 'Vector

Includes 'Status' (VIS) mode is set - WR9 = XXX0XX01. Vectors and the associated events are:

Vector	Procedure	Event Causing Interrupt
20h	txintr_b	ch_b - transmit buffer empty
22h	esi_b	ch_b - external/status change
24h	rxintr_b	ch_b - receive character available
26h	src_b	ch_b - special receive condition
28h	txintr_a	ch_a - transmit buffer empty
2ah	esi_a	ch_a - external/status change
2ch	rxintr_a	ch_a - receive character available
2eh	src_a	ch_a - special receive condition

**NOTE:**  
Odd vector numbers do not exist.

Figure 5 shows the interrupt procedures for the channel B operating in ASYNC mode. The transmitter buffer empty interrupt occurs when the transmitter can accept one more character to output. In the interrupt procedure for transmit, the byte char\_\_out\_\_530 is output. Following this, is an epilogue that is *common to all the*

*interrupt procedures*; the first statement is an end of interrupt command to the 82530 - *note* that it is issued to *channel A* - and the second is an End of Interrupt (EOI) command to the 80186 interrupt controller which is, in fact, receiving the interrupt from the 82530.

The receive buffer full interrupt occurs when the receiver has at least one character in its buffer, waiting to be read in by the CPU.

The `esi_b` is not enabled to occur and `src_b` cannot occur in the ASYNC mode unless the receiver is over-run or a parity error occurs.

```

/*-----*/
/* channel B interrupt procedures */
txintr_b:    procedure    interrupt 20h;
    output (ch_b_data) = char_out_530;
    call wra(00,38h);      /* reset highest IUS */
    output (eoir_186) = 8000h; /* non specific EOI */
    return;
end txintr_b;

esi_b:       procedure    interrupt 22h;
    call wrb(00,10h);      /* reset ESI */
    call wra(00,38h);      /* reset highest IUS */
    output (eoir_186) = 8000h; /* non specific EOI */
    return;
end esi_b;

rxintr_b:    procedure    interrupt 24h;
    char_in_530 = input (ch_b_data);
    call wra(00,38h);      /* reset highest IUS */
    output (eoir_186) = 8000h; /* non specific EOI */
    return;
end rxintr_b;

src_b:       procedure    interrupt 26h;
    call wrb(00,30h);      /* error reset */
    call wra(00,38h);      /* reset highest IUS */
    output (eoir_186) = 8000h; /* non specific EOI */
    return;
end src_b;

/*-----*/

```

231262-5

Figure 5. ASYNC Communication in Interrupt Mode

## 6. Initialization for SDLC Communication

Channel A of the SCC is programmed for being used for SDLC operation. It uses the DMA channels on the 80186. Figure 6 shows the initialization procedure for channel A. The comments in the software show the effect of each statement. The on-chip Baud Rate Generator is used to generate a clock of 125 KHz both for reception and transmission. This procedure is just to prepare the channel A for SDLC operation. The actual transmission and reception of frames is done using the procedures described further.

## 7. SDLC Frame Reception

Figure 7 shows the entire set-up necessary to receive a SDLC frame. First the DMA controller is programmed with the receive buffer address (@rx\_buff), byte count, mode etc and is also enabled. Then a flag indicating reception of the frame is reset. An Error Reset command is issued to clear up any pending error conditions. The receive interrupt is enabled to occur at the end of frame reception (Special Receive Condition); lastly, the receiver is enabled and put in the Hunt mode (to detect the SDLC flag). When the first flag is detect-

ed on the RxDA pin, it goes from the Hunt to the Sync mode. It receives the frame and the end of frame interrupt (src\_b, vector = 2eh) occurs.

## 8. SDLC Frame Transmission

Figure 8 shows the procedure for transmitting a SDLC frame once the channel A is initialized. The DMA controller is initialized with the transmit buffer address (@tx\_buff (1)) - *note*, it is the second byte of the transmit buffer - and the byte count - again one less than the total buffer length. This is done because the first byte in the buffer is output directly using an I/O instruction and not by DMA. Then the flag indicating frame transmitted is reset. The events following are very critical in sequence:

- a. Reset external status interrupts
- b. Enable the transmitter
- c. Reset transmit CRC
- d. Enable transmitter underrun interrupt
- e. Enable the DMA controller
- f. Output first byte of the transmit block to data port
- g. Reset Transmit Underrun Latch

```

/*-----*/
scc_init_a: procedure;

/* scc ch A register initialization for SDLC mode */

    call wra(09, 10000000b); /* channel A reset */
    call wra(04, 00100000b); /* SDLC mode */
    call wra(01, 01100000b); /* DMA for Rx */
    call wra(03, 11000000b); /* 8 bit Rx char, Rx disable */
    call wra(05, 01100000b); /* 8 bit Tx char, Tx disable */
    call wra(06, 01010101b); /* node address */
    call wra(07, 01111110b); /* SDLC flag */
    call wra(10, 10000000b); /* preset CRC, NRZ encoding */
    call wra(11, 01010110b); /* rxc = txc = BRG , trxc = BRG out */
    call wra(12, 00001110b); /* to generate 125 Kbaud, x1 @ 4 mhz */
    call wra(13, 00000000b);
    call wra(14, 00000110b); /* BRG source = SYS CLK, DMA for Tx */
    call wra(15, 00000000b); /* all ext status interrupts off */

/* enables */

    call wra(14, 00000111b); /* enable : BRG */
    call wra(01, 11100000b); /* enable : dreq */
    call wra(09, 00001001b); /* master IE, vector includes status */

end scc_init_a;

/*-----*/

```

231262-6

Figure 6. Initialization for SDLC Communication

```

/*-----*/
rx_init: procedure;

  declare dma_0_mode literally '1010001001000000b';
  /* src=ID, dest=M(inc), sync=src, TC, noint, priority, byte */

  outword(dma_0_dpl) = low16(@rx_buff);
  outword(dma_0_dph) = high16(@rx_buff);
  outword(dma_0_spl) = ch_a_data;
  outword(dma_0_sph) = 0;
  outword(dma_0_tc) = block_length + 2;      /* +2 for CRC */
  outword(dma_0_cw) = dma_0_mode or 0006h;   /* start DMA channel 0 */

  frame_rcvd = 0;                          /* reset frame received flag */

  call wra(00, 30h);                        /* error reset */
  call wra(01, 1111001b);                   /* sp. cond intr only, ext int enable */
  call wra(03, 11010001b);                  /* enable receiver, enter hunt mode */

end rx_init;

/*-----*/
231262-7

```

Figure 7. SDLC Frame Reception

```

/*-----*/
tx_init: procedure;

  declare dma_1_mode literally '0001011010000000b';
  /* src=M(inc), dest=ID, sync=dest, TC, noint, noprior, byte */

  outword(dma_1_spl) = low16(@tx_buff(1));
  outword(dma_1_sph) = high16(@tx_buff(1));
  outword(dma_1_dpl) = ch_a_data;
  outword(dma_1_dph) = 0;
  outword(dma_1_tc) = block_length - 1;     /* -1 for first byte */

  frame_tx = 0;                            /* reset frame transmitted flag */

  call wra(00, 00010000b);                  /* reset ESI */
  call wra(05, 01101011b);                 /* enable transmitter */
  call wra(00, 10101000b);                 /* reset tx CRC, TxINT pending */
  call wra(15, 01000000b);                 /* enable : TxU int */

  outword(dma_1_cw) = dma_1_mode or 0006h;  /* start DMA channel 1 */
  output(ch_a_data) = tx_buff(0);          /* first byte - address field */
  call wra(00, 11000000b);                 /* Reset Tx Underrun latch */

end tx_init;

/*-----*/
231262-8

```

Figure 8. SDLC Frame Transmission

```

/*-----*/
/* channel A interrupt procedures */
txintr_a:  procedure  interrupt 28h;

    call wra(00, 38h);          /* reset highest IUS */
    output (eoir_186) = 8000h; /* non specific EOI */
    return;
end txintr_a;

esi_a:     procedure  interrupt 2ah;

    call wra(00, 10h);          /* reset ESI */
    tx_stat = rra(0);           /* read in status */
    frame_tx = 0ffh;           /* set frame transmitted flag */

    call wra(00, 38h);          /* reset highest IUS */
    output (eoir_186) = 8000h; /* non specific EOI */
    return;
end esi_a;

rxintr_a:  procedure  interrupt 2ch;

    call wra(00, 38h);          /* reset highest IUS */
    output (eoir_186) = 8000h; /* non specific EOI */
    return;
end rxintr_a;

src_a:     procedure  interrupt 2eh;

    rx_stat = rra(1);
    call wra(00, 30h);          /* error reset */
    call wra(03, 11000000b);    /* disable rx */
    frame_rcvd = 0ffh;         /* set frame received flag */

    call wra(00, 38h);          /* reset highest IUS */
    output (eoir_186) = 8000h; /* non specific EOI */
    return;
end src_a;
/*-----*/
231262-9

```

Figure 9. SDLC Interrupt Routines

The frame gets transmitted out with all bytes, except the first one, being fetched by the SCC using the DMA controller. At the end of the block the DMA controller stops supplying bytes to the SCC. This makes the transmitter underrun. Since the Transmitter Underrun Latch is in the reset state at this moment, the CRC bytes are appended by the SCC at the end of the transmit block going out. An External Status Change interrupt (`esi_a`, vector = 2ah) is generated with the bit for transmitter underrun set in RR0 register. This interrupt occurs when the CRC is being transmitted out and *not* when the frame is completely transmitted out.

## 9. SDLC Interrupt Routines

Figure 9 shows all the interrupt procedures for channel A when operating in the SDLC mode. The procedures of significance here are `esi_a` and `src_a`.

The end of frame reception results in the `src_a` procedure getting executed. Here the status in register RR1 is stored in a variable `rx_stat` for future examination. Any error bits set in status are reset, receiver is disabled and the flag indicating reception of a new frame is set.

The `esi_a` procedure is executed when CRC of the transmitted frame is just going out of the SCC. Reset External Status Interrupt command is executed, the external status is stored in a variable `tx_stat` for future

examination and the flag indicating transmission of the frame is set.

End of frame processing is required after both of these interrupt procedures. It involves looking at `rx_stat` and `tx_stat` and checking if the desired operation was successful. The buffers used, may have to be recovered or new ones obtained to start another frame transmission or reception.

## CONCLUSIONS

This article should ease the process of writing a complete data link driver for ASYNC and SDLC modes since most of the hardware dependent procedures are illustrated here. It was a conscious decision to make the procedures as small and easy to understand as possible. This had to be done at the expense of making the procedures general and not dealing with various exception conditions that can occur.

## REFERENCES

1. 82530 Data Sheet, Order #230834-001
2. 82530 SCC Technical Manual, Order #230925-001

## APPENDIX A 82530—BAUD RATE GENERATORS

The 82530 has two Baud Rate Generators (BRG) on chip—one for each channel. They are used to provide the baud rate or serial clock for receive and transmit operations. This article describes how the BRG can be programmed and used.

The BRG for each channel is totally independent of each other and have to be programmed separately for each channel. This article describes how any one of the two BRGs can be programmed for operation. To use the BRG, four steps have to be performed:

1. Determine the Baud Rate Time Constant (BRTC) to be programmed into registers WR12 (LSB) and WR13 (MSB).
2. Program in register WR11, to specify where the output of the BRG must go to.
3. Program the clock source to the BRG in register WR14.
4. Enable the BRG.

### Step 1: Baud Rate Time Constant (BRTC)

The BRTC is determined by a simple formula:

$$BRTC = \frac{\text{Serial Clock Frequency}}{2 \times (\text{Baud Rate} \times \text{Baud Rate Factor})} - 2$$

Example:


For Serial Clock Frequency = 4 MHz

Baud Rate = 9600

Baud Rate Factor = 16

$$BRTC = \frac{4000000}{2 \times (9600 \times 16)} - 2$$

$$= 13.021 - 2 = 11.021$$



231262-10

Figure 1. Write Register 11

**Table 1. BRTC - Baud Rate Time Constant**

		Baud Rate Factor			
		1	16	32	64
Baud Rate	9600	206.333	11.021	4.510	1.255
	4800	414.667	24.042	11.021	4.510
	2400	831.333	50.083	24.042	11.021
	1200	1664.667	102.167	50.083	24.042
	600	3331.333	206.333	102.167	50.083
	300	6664.667	414.667	206.333	102.167

Since only integers can be written into the registers WR12/WR13 this will have to be rounded off to 11 and it will result in an error of:

$$\frac{\text{fraction}}{\text{BRTC}} \times 100 = \frac{0.021}{11.021} \times 100 = 0.19\%$$

This error indicates that the baud rate signal generated by the BRG does not provide the exact frequency required by the system. This error is more serious for smaller baud rate factors. For asynchronous systems, errors up to 5% are considered acceptable.

Note that for BRTC = 0, BRG output frequency = 1/4 × Serial Clock Freq.


Table 1 shows the BRTC for a 4 MHz serial clock with various baud rates on the Y - axis and baud rate factors on the X - axis. The constant that is really programmed into registers WR12/WR13 is the integer closest to the BRTC value shown in the table.

**Step 2: BRG Output**

The output of the BRG can be directed to the Receiver, Transmitter and the TRxC output. This is programmed by setting bits D6 D5, bits D4 D3, and bits D1 D0 in register WR11 to 10. See Figure 1. The output of the BRG can also be directed to the Digital Phase Locked Loop (DPLL) for the on-chip decoding of the NRZI encoded received data signal. This is done by writing 100 into bits D7 D6 D5 of register WR14 as shown in Figure 2.

**Step 3: BRG Source Clock**

Register WR14 is used to select the input clock to the BRG. See Figure 2.



**Figure 2. Write Register 14**

WR14 / bit D1 = 0 → Clock comes from pin RTxC

WR14 / bit D1 = 1 → Clock comes from System Clock (PCLK)

On RESET WR14 / bit D1 = 0.

It should be noted that for the case of Bit D1 = 0, the clock comes either from:

- a. Clock on pin RTxC - if WR11 / D7 = 0
- or b. Crystal on pins RTxC & SYNC - if WR11 / D7 = 1

**Step 4: BRG Enable**

This is the last step where bit D0 of WR14 is set to start the BRG. The BRG can also be disabled by resetting this bit.



## APPENDIX B MODEM CONTROL PINS ON THE 82530

### Introduction

This article describes how the CTS/ and CD/ pins on the 82530 behave and how to write software to service these pins. The article explains when the External Status Interrupt occurs and how and when to issue the Reset External Status Interrupt command to reliably determine the state of these pins.

Bits D3 and D5 of register RR0 show the *inverted* state of logic levels on CD/ and CTS/ pins respectively. It is important to note that the register RR0 does *not* always reflect the *current* state of the CD/ and CTS/ pins. Whenever a Reset External Status Interrupt (RESI) command is issued, the (inverted) states of the CD/ and the CTS/ pins get updated and latched into the RR0 register and the register RR0 then reflect the inverted state of the CD/ and CTS/ pins at the time of the write operation to the chip. On channel or chip reset, the inverted state of CD/ and CTS/ pins get latched into RR0 register.

Normally, a transition on any of the pins does not necessarily change the corresponding bit(s) in RR0. In certain situations it does and in some cases it does not. A sure way of knowing the current state of the pins is to read the register RR0 *after* a RESI command.

There are two cases:

- I. External Status Interrupt (ESI) enabled.
- II. Polling (ESI disabled).

### Case I: External Status Interrupt (ESI) Enabled


Whenever ESI is enabled, an interrupt can occur whenever there is a transition on CD/ or CTS/ pins - the IE

bits for CD/ and/or CTS/ must also be set in WR15 for the interrupt to be enabled.

In this case, the first transition on any of these pins will cause an interrupt to occur and the corresponding bit in RR0 to change (even without the RESI command). A RESI command resets the interrupt line and also latches in the current state of both the CD/ and the CTS/ pins. If there was just one transition the RESI does not really change the contents of RR0.

If there are more than one transitions, either on the same pin or one each on both pins or multiple on both pins, the interrupt would get activated on the first transition and stay active. The bit in RR0 corresponding only to the very first transition is changed. All subsequent transitions have no effect on RR0. The first transition, in effect, freezes all changes in RR0. The first RESI command, as could be expected, latches the final (inverted) state of the CD/ and CTS/ pins into the RR0 register. Note that all the intermediate transitions on the pins are lost (because the response to the interrupt was not fast enough). The interrupt line gets reset for only a brief moment following the first RESI command. This brief moment is approximately 500 ns for the 82530. After that the interrupt becomes active again. A second RESI command is necessary to reset the interrupt. Two RESI commands resets the interrupt line independent of the number of transitions occurred.

Whenever operating with ESI enabled, it is recommendable to issue two back-to-back RESI commands and then read the RR0 register to reliably determine the state of the CD/ and CTS/ pins and also to reset the interrupt line in case multiple transitions may have occurred.



State Diagram

## Case II: Polling RR0 for CD/ and CTS/ Pins

If RR0 is polled for determining the state of the CD/ and CTS/ pins, then the External Status Interrupt (ESI) is kept disabled. In this case the bits in RR0 may not change even for the first transition. The best way to handle this case is to always issue a RESI command before reading in the RR0 register to determine the state of CD/ and CTS/ pins. Note, however, if two back-to-back RESI commands were to be issued every time before reading in the RR0 register, the first subsequent transition will change the corresponding bit in RR0.

The state diagram above illustrates how each transition on CD/ and CTS/ pins affect the 82530 and what effect the RESI command has.

### State 0

It is entered on reset. No ESI due to CTS/ or CD/ are pending in this state. Any transition on CTS/ or CD/ pins lead to the state 1 *accompanied by an immediate change in the RR0 register.*

### State 1

Interrupt is active (if enabled). If a RESI command is issued, state 0 is reached where interrupt is again inactive. However, a further transition on CTS/ or CD/ pin leads to state 2 *without an immediate change in RR0 register.*

### State 2

Interrupt is active (if enabled). Any further transitions have no effect. A RESI command leads to state 1, temporarily making the interrupt inactive.

## CONCLUSIONS

Register RR0 does not always reflect the current (inverted) state of the CD/ and CTS/ pins. The most reliable way to determine the state of the pins in interrupt or polling mode is to issue two back-to-back RESI commands and then read RR0. While polling, the second RESI is redundant but harmless. When issuing the back-to-back RESI commands to 82530 note that the separation between the two write cycles should be at least  $6 \text{ CLK} + 200 \text{ ns}$ ; otherwise the second RESI will be ignored.

## APPENDIX C. Interfacing 82530 to 80186

### INTRODUCTION

The 82530 is Intel's new sophisticated dual channel multiprotocol serial communications controller. It can run up to 1.5 Mb/s in synchronous mode. It has useful features like on-chip baud rate generators and oscillators. It can be operated in polled, interrupt, half-duplex DMA, or full-duplex DMA modes. It is also capable of supplying its own interrupt vector during INTA cycles (like the 8274).


Interfacing the 82530 to the 8086/88 and 80186/188 processors requires the external logic shown in Figure 1.

### FOUR TTL PACKAGE INTERFACE

A method of interfacing the 82530 to the 80186 CPU with four 14-pin TTL packages is described in this application note. The circuitry is shown in Figure 2. The TTLs are 74LS04, 74LS74, and 74LS08.

The interface supports the following operational modes:

- 1) Polled
- 2) Interrupt in vectored mode
- 3) Interrupt in non-vectored mode
- 4) Half-duplex - DMA on both channels
- 5) Full-duplex - DMA on one channel



**Figure 1. 80186/82530 Interface**




Figure 2.4 TTL 82530 - 80186 Interface Circuit

**PRINCIPLES AND CIRCUIT DESCRIPTION**

The principles shown can be used easily to extend full duplex DMA to both channels. This can in fact be done using the same 4 TTL packages if an 8288 were also used in the system—more of that later. The reason why TTL interfacing is necessary and how it is done is now described.


**A) Reset**

The 82530 does not have an explicit hardware reset input; however, simultaneous activation of  $\overline{RD}$  and


$\overline{WR}$  signals, as shown in Figure 3, is equivalent to a hardware reset of the 82530. This requires OR'ing of  $\overline{RESET}$  with  $\overline{RD}$  and  $\overline{WR}$  signals to the 82530.

**B) Write**

The falling edge of  $\overline{WR}$  should not occur before the data (to be written to the 82530) is valid (see Figure 4). Nor should the rising edge of  $\overline{WR}$  occur after the data becomes invalid. This means that the  $\overline{WR}$  active phase should occur entirely during the time when the data is valid. The  $\overline{WR}$  signal from 8086/88/186/188 goes active before the data is valid. A D flip-flop and two inverters are used to delay the  $\overline{WR}$  going to 82530 so that it becomes active after



**Figure 3. RESET Timing**



**Figure 4.  $\overline{WR}$  Signal Timing**




Figure 5. INTA Signal Processing

the data is valid. Note that if an 8288 is used to generate the  $\overline{\text{IOWR}}$  signal (as in all big systems), then the flip-flop and inverters are not required since  $\overline{\text{IOWR}}$  from the 8288 is compatible with the 82530 timing requirements.

C) DMA

The 82530 has two types of DMA request outputs; also, it has no DACK inputs. This means that the 82530 requires either a two cycle type of DMA transfer (a la 80186/88 or 8089), or DACK from the DMA controller (e.g. 8237A) has to be used to generate  $\overline{\text{CS}}$ ,  $\text{A}/\overline{\text{B}}$ , and  $\text{D}/\overline{\text{C}}$  signals.

The first type of DMA request is  $\overline{\text{RDY}}/\overline{\text{REQ}}$ . It can be programmed to function as RDY or  $\overline{\text{DMAREQ}}$  (WR1: Bit 6). It can further be programmed as  $\overline{\text{DMAREQ}}$  for transmit or for receive (WR1: Bit 5). This enables using just one signal for both the receive and transmit functions—ideal for half-duplex operation. This signal needs just an inversion to be fed into the DRQ input of the 80186.

The second DMA request signal is  $\overline{\text{DTR}}/\overline{\text{REQ}}$ . It can be programmed to function as  $\overline{\text{DTR}}$  (Data Terminal Ready) or as  $\overline{\text{DMAREQ}}$  for transmitter (active on transmitter buffer empty) in WR14: Bit 2. Thus, full-duplex DMA is possible by using  $\overline{\text{DTR}}/\overline{\text{REQ}}$  as  $\overline{\text{TxDRQ}}$  and  $\overline{\text{RDY}}/\overline{\text{REQ}}$  as  $\overline{\text{RxDRQ}}$ .

$\overline{\text{DTR}}/\overline{\text{REQ}}$  requires a little over 5 CLK cycles to become inactive. This would cause the DMA controller to run multiple DMA cycles, causing loss of data. A flip-flop is set by  $\overline{\text{DTR}}/\overline{\text{REQ}}$  whose output is DRQ1 to the 80186. The response of the 80186 to DRQ1 is a read or write at  $\overline{\text{PCS5}}$  address to do the DMA TRANSFER. This resets the flip-flop cutting off the DMA request to the 80186 which prevents false DMA transfer.

The DMA configurations supported by the interface are:

- Half-duplex on Channel A and Channel B
- Full-duplex on Channel A and no DMA on Channel B

D)  $\overline{\text{INTA}}$  Processing

80186 generates 2 back-to-back  $\overline{\text{INTA}}$  cycles in response to an interrupt and expects to read the interrupt vector on the second cycle. Two flip-flops (U1) are used to convert these two cycles to one  $\overline{\text{INTA}}$  cycle and a RD pulse as required by the SCC. See timing diagram in Figure 5. SCC requires that the RD pulse is contained within the  $\overline{\text{INTA}}$  pulse. This, along with the pulse width requirements for  $\overline{\text{INTA}}$  and RD signals are easily met.

## WAIT STATE REQUIREMENTS

The 82530 requires wait states in a normal single buffered system, as shown in Figure 6. They arise primarily due to the WR pulse width (= 390 ns) and its timing with respect to data valid as shown in Figure 4.

		SCC	
		82530 (4 MHz)	82530-6 (6 MHz)
Processor	80186-6 (6 MHz)	2	1
	80186 (8 MHz)	3	2

Figure 6. Wait State Requirements

It is assumed in this interface design that the 80186 generates the chip selects and the appropriate number of wait states. In an 8086/88 system, chip select and wait states must be generated externally just as for all other peripheral components attached to the CPU.

The  $\overline{PCS6}$  chip select output from the 80186 is used to select the 82530 for all operations except to service DMA on Channel 1 of the 80186 when  $\overline{PCS5}$  is used. Note that it is necessary to pulse  $\overline{PCS5}$  signal before

enabling the DMA Channel 1. This resets the DRQ1 flip-flop. A block for clock generator is also shown—although it is not considered a part of the CPU interface. It may be easily derived from CLKOUT.

The 4 TTL pack interface presented here covers all features of the SCC usage. In many cases the interface need not be as extensive as shown here and results in saving board space. Two cases where considerable saving is achieved are:

### Case 1: System Using 8288

If the system uses an 8288 bus controller for 80186, pre-processing of  $\overline{WR}$  input is not necessary and the  $\overline{IOWC}$  output of 8288 can be fed directly to pin 5 of U2 (74LS08). This is because  $\overline{IOWC}$  signal meets the timing requirements of the SCC. Also note, that the interface circuit is then totally independent of the 80186 clock.

### Case 2: System Using Non-Vectored Interrupt Mode for SCC

Such a system will not need the component U1 (74LS74) nor the AND gate U2 (pins 11, 12, 13). Pin 3 of U2 can be fed directly to the  $\overline{RD}$  input of SCC.

## CONCLUSION

This four TTL package interface solution is low cost and compact (1.2 sq. inch). It should satisfy 82530 interfacing for almost all applications. In fact, as already mentioned, many applications may require only 2-3 TTL packages for interfacing the 82530 to 80186 or to other INTEL processors.





---

**Other Data Communications  
Data Sheets**

**10**

---





## 8291A GPIB TALKER/LISTENER

- **Designed to Interface Microprocessors (e.g., 8048/49, 8051, 8080/85, 8086/88) to an IEEE Standard 488 Digital Interface Bus**
- **Programmable Data Transfer Rate**
- **Complete Source and Acceptor Handshake**
- **Complete Talker and Listener Functions with Extended Addressing**
- **Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local Functions**
- **Selectable Interrupts**
- **On-Chip Primary and Secondary Address Recognition**
- **Automatic Handling of Addressing and Handshake Protocol**
- **Provision for Software Implementation of Additional Features**
- **1–8 MHz Clock Range**
- **16 Registers (8 Read, 8 Write), 2 for Data Transfer, the Rest for Interface Function Control, Status, etc.**
- **Directly Interfaces to External Non-Inverting Transceivers for Connection to the GPIB**
- **Provides Three Addressing Modes, Allowing the Chip to be Addressed Either as a Major or a Minor Talker/Listener with Primary or Secondary Addressing**
- **DMA Handshake Provision Allows for Bus Transfers without CPU Intervention**
- **Trigger Output Pin**
- **On-Chip EOS (End of Sequence) Message Recognition Facilitates Handling of Multi-Byte Transfers**

The 8291A is an enhanced version of the 8291 GPIB Talker/Listener designed to interface microprocessors to an IEEE Standard 488 Instrumentation Interface Bus. It implements all of the Standard's interface functions except for the controller. The controller function can be added with the 8292 GPIB Controller, and the 8293 GPIB Transceiver performs the electrical interface for Talker/Listener and Talker/Listener/Controller configurations.




Figure 1. Block Diagram




Figure 2. Pin Configuration

## 8291A FEATURES AND IMPROVEMENTS

The 8291A is an improved design of the 8291 GPIB Talker/Listener. Most of the functions are identical to the 8291, and the pin configuration is unchanged.

The 8291A offers the following improvements to the 8291:

1.  $\overline{EOI}$  is active with the data as a ninth data bit rather than as a control bit. This is to comply with some additions to the 1975 IEEE-488 Standard incorporated in the 1978 Standard.
2. The BO interrupt is not asserted until RFD is true. If the Controller asserts  $\overline{ATN}$  synchronously, the data is guaranteed to be transmitted. If the Controller asserts  $\overline{ATN}$  asynchronously, the SH (Source Handshake) will return to SIDS (Source Idle State), and the output data will be cleared. Then, if  $\overline{ATN}$  is released while the 8291A is addressed to talk, a new BO interrupt will be generated. This change fixes 8291 problems which caused data to be lost or repeated and a problem with the RQS bit (sometimes cannot be asserted while talking).
3. LLOC and REMC interrupts are setting flipflops rather than toggling flipflops in the interrupt backup register. This ensures that the CPU knows that these state changes have occurred. The actual state can be determined by checking the LLO and REM status bits in the upper nibble of the Interrupt Status 2 Register.
4. DREQ is cleared by  $\overline{DACK} (\overline{RD} + \overline{WR})$ . DREQ on the 8291 was cleared only by  $\overline{DACK}$  which is not compatible with the 8089 I/O Processor.
5. The INT bit in Interrupt Status 2 Register is duplicated in bit 7 of the Address 0 Register. If software polling is used to check for an interrupt, INT in the Address 0 Register should be polled rather than the Interrupt Status 2 Register. This ensures that no interrupts are lost due to asynchronous status reads and interrupts.
6. The 8291A's Send  $\overline{EOI}$  Auxiliary Command works on any byte including the first byte of a message. The 8291 did not assert  $\overline{EOI}$  after this command for a one byte message nor on two consecutive bytes.
7. To avoid confusion between holdoff on DAV versus RFD if a device is readdressed from a talker to a listener role or vice-versa during a holdoff, the "Holdoff on Source Handshake" has been eliminated. Only "Holdoff on Acceptor Handshake" is available.
8. The rsv local message is cleared automatically upon exit from SPAS if (APRS:STRS:SPAS) occurred. The automatic resetting of the bit after the serial poll is complete simplifies the service request software.
9. The SPASC interrupt on the 8291 has been replaced by the SPC (Serial Poll Complete) interrupt on the 8291A. SPC interrupt is set on exit from SPAS if APRS:STRS:SPAS occurred, indicating that the controller has read the bus status byte after the 8291A requested service. The SPASC interrupt was ambiguous because a controller could enter SPAS and exit SPAS generating two SPASC interrupts without reading the serial poll status byte. The SPC interrupt also simplifies the CPU's software by eliminating the interrupt when the serial poll is half way done.
10. The rtl Auxiliary Command in the 8291 has been replaced by Set and Clear rtl Commands in the 8291A. Using the new commands, the CPU has the flexibility to extend the length of local mode or leave it as a short pulse as in the 8291.
11. A holdoff RFD on GET, SDC, and DCL feature has been added to prevent additional bus activity while the CPU is responding to any of these commands. The feature is enabled by a new bit (B<sub>4</sub>) in the Auxiliary Register B.
12. On the 8291, BO could cease to occur upon  $\overline{IFC}$  going false if  $\overline{IFC}$  occurred asynchronously. On the 8291A, BO continues to occur after  $\overline{IFC}$  has gone false even if it arrived asynchronously.
13. User's software can distinguish between the 8291 and the 8291A as follows:
  - a) pon (00H to register 5)
  - b) RESET (02H to register 5)
  - c) Read Interrupt Status 1 Register. If BO interrupt is set, the device is the 8291. If BO is clear, it is the 8291A.

This can be used to set a flag in the user's software which will permit special routines to be executed for each device. It could be included as part of a normal initialization procedure as the first step after a chip reset.

Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
D <sub>0</sub> -D <sub>7</sub>	12-19	I/O	<b>Data Bus Port:</b> To be connected to microprocessor data bus.
RS <sub>0</sub> -RS <sub>2</sub>	21-23	I	<b>Register Select:</b> Inputs, to be connected to three non-multiplexed microprocessor address bus lines. Select which of the 8 internal read (write) registers will be read from (written into) with the execution of RD (WR.)
CS	8	I	<b>Chip Select:</b> When low, enables reading from or writing into the register selected by RS <sub>0</sub> -RS <sub>2</sub> .
RD	9	I	<b>Read Strobe:</b> When low with CS or DACK low, selected register contents are read.
WR	10	I	<b>Write Strobe:</b> When low with CS or DACK low, data is written into the selected register.
INT (INT)	11	O	<b>Interrupt Request:</b> To the microprocessor, set high for request and cleared when the appropriate register is accessed by the CPU. May be software configured to be active low.
DREQ	6	O	<b>DMA Request:</b> Normally low, set high to indicate byte output or byte input in DMA mode; reset by DACK.
DACK	7	I	<b>DMA Acknowledge:</b> When low, resets DREQ and selects data in/data out register for DMA data transfer (actual transfer done by RD/WR pulse).  Must be high if DMA is not used.
TRIG	5	O	<b>Trigger Output:</b> Normally low; generates a triggering pulse with 1 μsec min. width in response to the GET bus command or Trigger auxiliary command.
CLOCK	3	I	<b>External Clock:</b> Input, used only for T <sub>1</sub> delay generator. May be any speed in 1-8 MHz range.

Symbol	Pin No.	Type	Name and Function
RESET	4	I	<b>Reset Input:</b> When high, forces the device into an "idle" (initialization) mode. The device will remain at "idle" until released by the microprocessor, with the "Immediate Execute pon" local message.
DIO <sub>1</sub> -DIO <sub>8</sub>	28-35	I/O	<b>8-Bit GPIB Data Port:</b> Used for bidirectional data byte transfer between 8291A and GPIB via non-inverting external line transceivers.
DAV	36	I/O	<b>Data Valid:</b> GPIB handshake control line. Indicates the availability and validity of information on the DIO <sub>1</sub> -DIO <sub>8</sub> and EOI lines.
NRFD	37	I/O	<b>Not Ready for Data:</b> GPIB handshake control line. Indicates the condition of readiness of device(s) connected to the bus to accept data.
NDAC	38	I/O	<b>Not Data Accepted:</b> GPIB handshake control line. Indicates the condition of acceptance of data by the device(s) connected to the bus.
ATN	26	I	<b>Attention:</b> GPIB command line. Specifies how data on DIO lines are to be interpreted.
IFC	24	I	<b>Interface Clear:</b> GPIB command line. Places the interface functions in a known quiescent state.
SRQ	27	O	<b>Service Request:</b> GPIB command line. Indicates the need for attention and requests an interruption of the current sequence of events on the GPIB.
REN	25	I	<b>Remote Enable:</b> GPIB command line. Selects (in conjunction with other messages) remote or local control of the device.
EOI	39	I/O	<b>End or Identify:</b> GPIB command line. Indicates the end of a multiple byte transfer sequence or, in conjunction with ATN, addresses the device during a polling sequence.

Table 1. Pin Description (Continued)

Symbol	Pin No.	Type	Name and Function
T/R1	1	O	<b>External Transceivers Control Line:</b> Set high to indicate output data/signals on the DIO <sub>1</sub> -DIO <sub>8</sub> and DAV lines and input signals on the NRFD and NDAC lines (active source handshake). Set low to indicate input data/signals on the DIO <sub>1</sub> -DIO <sub>8</sub> and DAV lines and output signals on the NRFD and NDAC lines (active acceptor handshake).

Symbol	Pin No.	Type	Name and Function
T/R2	2	O	<b>External Transceivers Control Line:</b> Set to indicate output signals on the EOI line. Set low to indicate expected input signal on the EOI line during parallel poll.
V <sub>cc</sub>	40	P.S.	<b>Positive Power Supply:</b> (5V ± 10%).
GND	20	P.S.	<b>Circuit Ground Potential.</b>

**NOTE:**

All signals on the 8291A pins are specified with positive logic. However, IEEE 488 specifies negative logic on its 16 signal lines. Thus, the data is inverted once from D<sub>0</sub>-D<sub>7</sub> to DIO<sub>0</sub>-DIO<sub>8</sub> and non-inverting bus transceivers should be used.




Figure 3. 8291A System Diagram

**THE GENERAL PURPOSE INTERFACE BUS (GPIB)**

The General Purpose Interface Bus (GPIB) is defined in the IEEE Standard 488-1978 "Digital Interface for Programmable Instrumentation." Although a knowledge of this standard is assumed, Figure 4 provides the bus structure for quick reference. Also, Tables 2 and 3 reference the interface state mnemonics and the interface messages respectively. Modified state diagrams for the 8291A are presented in Appendix A.

**General Description**

The 8291A is a microprocessor-controlled device designed to interface microprocessors, e.g., 8048/49, 8051, 8080/85, 8086/88 to the GPIB. It implements all of the interface functions defined in the

IEEE-488 Standard except for the controller function. If an implementation of the Standard's Controller is desired, it can be connected with an Intel® 8292 to form a complete interface.

The 8291A handles communication between a microprocessor-controlled device and the GPIB. Its capabilities include data transfer, handshake protocol, talker/listener addressing procedures, device clearing and triggering, service request, and both serial and parallel polling. In most procedures, it does not disturb the microprocessor unless a byte has arrived (input buffer full) or has to be sent out (output buffer empty).

The 8291A architecture includes 16 registers. Eight of these registers may be written into by the microprocessor. The other eight registers may be read by the microprocessor. One each of these read and

write registers is for direct data transfers. The rest of the write registers control the various features of the chip, while the rest of the read registers provide the microprocessor with a monitor of GPIB states, various bus conditions, and device conditions.

### GPIB Addressing

Each device connected to the GPIB must have at least one address whereby the controller device in charge of the bus can configure it to talk, listen, or send status. An 8291A implementation of the GPIB offers the user three alternative addressing modes for which the device can be initialized for each application. The first of these modes allows for the device to have two separate primary addresses. The second mode allows the user to implement a single talker/listener with a two byte address (primary address + secondary address). The third mode again allows for two distinct addresses but in this instance, they can each have a ten-bit address (5 low-order bits of each of two bytes). However, this mode requires that the secondary addresses be passed to the microprocessor for verification. These three addressing schemes are described in more detail in the discussion of the Address Registers.




Figure 4. Interface Capabilities and Bus Structure

Table 2. IEEE 488 Interface State Mnemonics

Mnemonic	State Represented
ACDS	Accept Data State
ACRS	Acceptor Ready State
AIDS	Acceptor Idle State
ANRS	Acceptor Not Ready State
APRS	Affirmative Poll Response State
AWNS	Acceptor Wait for New Cycle State
CACS	Controller Active State
CADS	Controller Addressed State
CAWS	Controller Active Wait State
CIDS	Controller Idle State
CPPS	Controller Parallel Poll State
CPWS	Controller Parallel Poll Wait State
CSBS	Controller Standby State
CSNS	Controller Service Not Requested State
CSRS	Controller Service Requested State
CSWS	Controller Synchronous Wait State
CTRS	Controller Transfer State
DCAS	Device Clear Active State
DCIS	Device Clear Idle State
DTAS	Device Trigger Active State
DTIS	Device Trigger Idle State
LACS	Listener Active State
LADS	Listener Addressed State
LIDS	Listener Idle State
LOCS	Local State
LPAS	Listener Primary Addressed State
LPIS	Listener Primary Idle State
LWLS	Local With Lockout State
NPRS	Negative Poll Response State

Mnemonic	State Represented
PACS	Parallel Poll Addressed to Configure State
PPAS	Parallel Poll Active State
PPIS	Parallel Poll Idle State
PPSS	Parallel Poll Standby State
PUCS	Parallel Poll Unaddressed to Configure State
REMS	Remote State
RWLS	Remote With Lockout State
SACS	System Control Active State
SDYS	Source Delay State
SGNS	Source Generate State
SIAS	System Control Interface Clear Active State
SIDS	Source Idle State
SIIS	System Control Interface Clear Idle State
SINS	System Control Interface Clear Not Active State
SIWS	Source Idle Wait State
SNAS	System Control Not Active State
SPAS	Serial Poll Active State
SPIS	Serial Poll Idle State
SPMS	Serial Poll Mode State
SRAS	System Control Remote Enable Active State
SRIS	System Control Remote Enable Idle State
SRNS	System Control Remote Enable Not Active State
SRQS	Service Request State
STRS	Source Transfer State
SWNS	Source Wait for New Cycle State
TACS	Talker Active State
TADS	Talker Addressed State
TIDS	Talker Idle State
TPIS	Talker Primary Idle State

\*The Controller function is implemented on the Intel® 8292.

Table 3. IEEE 488 Interface Message Reference List

Mnemonic	Message	Interface Function(s)
LOCAL MESSAGES RECEIVED (By Interface Functions)		
<sup>1</sup> gts	go to standby	C
ist	individual status	PP
lon	listen only	L, LE
lpe	local poll enable	PP
nba	new byte available	SH
pon	power on	SH,AH,T,TE,L,LE,SR,RL,PP,C
rdy	ready	AH
<sup>1</sup> rpp	request parallel poll	C
<sup>1</sup> rsc	request system control	C
rsv	request service	SR
rtl	return to local	RL
<sup>1</sup> sic	send interface clear	C
<sup>1</sup> sre	send remote enable	C
<sup>1</sup> tca	take control asynchronously	C
<sup>1</sup> tcs	take control synchronously	AH, C
ton	talk only	T, TE
REMOTE MESSAGES RECEIVED		
ATN	Attention	SH,AH,T,TE,L,LE,PP,C
DAB	Data Byte	(Via L, LE)
DAC	Data Accepted	SH
DAV	Data Valid	AH
DCL	Device Clear	DC
END	End	(via L, LE)
GET	Group Execute Trigger	DT
GTL	Go to Local	RL
IDY	Identify	L,LE,PP
IFC	Interface Clear	T,TE,L,LE,C
LLO	Local Lockout	RL
MLA	My Listen Address	L,LE,RL,T,TE
MSA	My Secondary Address	TE,LE,RL
MTA	My Talk Address	T,TE,L,LE
OSA	Other Secondary Address	TE
OTA	Other Talk Address	T, TE
PCG	Primary Command Group	TE,LE,PP
<sup>2</sup> PPC	Parallel Poll Configure	PP
<sup>2</sup> [PPD]	Parallel Poll Disable	PP
<sup>2</sup> [PPE]	Parallel Poll Enable	PP
<sup>1</sup> PPR <sub>N</sub>	Parallel Poll Response N	(via C)
<sup>2</sup> PPU	Parallel Poll Unconfigure	PP
REN	Remote Enable	RL
RFD	Ready for Data	SH
RQS	Request Service	(via L, LE)
[SDC]	Select Device Clear	DC
SPD	Serial Poll Disable	T, TE
SPE	Serial Poll Enable	T, TE
<sup>1</sup> SQR	Service Request	(via C)
STB	Status Byte	(via L, LE)
<sup>1</sup> TCT or [TCT]	Take Control	C
UNL	Unlisten	L, LE

**NOTE:**

- These messages are handled only by Intel's 8292.
- Undefined commands which may be passed to the microprocessor.



**Table 3. (Cont'd)**  
**IEEE 488 Interface Message Reference List**

Mnemonic	Message	<sup>3</sup> Interface Function(s)
REMOTE MESSAGES SENT		
ATN	Attention	C
DAB	Data Byte	(via T, TE)
DAC	Data Accepted	AH
DAV	Data Valid	SH
DCL	Device Clear	(via C)
END	End	(via T)
GET	Group Execute Trigger	(via C)
GTL	Go to Local	(via C)
IDY	Identify	C
IFC	Interface Clear	C
LLO	Local Lockout	(via C)
MLA or  MLA	My Listen Address	(via C)
MSA or  MSA	My Secondary Address	(via C)
MTA or  MTA	My Talk Address	(via C)
OSA	Other Secondary Address	(via C)
OTA	Other Talk Address	(via C)
PCG	Primary Command Group	(via C)
PPC	Parallel Poll Configure	(via C)
PPD	Parallel Poll Disable	(via C)
PPE	Parallel Poll Enable	(via C)
PPR <sub>N</sub>	Parallel Poll Response N	PP
PPU	Parallel Poll Unconfigure	(via C)
REN	Remote Enable	C
RFD	Ready for Data	AH
RQS	Request Service	T, TE
SDC	Selected Device Clear	(via C)
SPD	Serial Poll Disable	(via C)
SPE	Serial Poll Enable	(via C)
SRQ	Service Request	SR
STB	Status Byte	(via T, TE)
TCT	Take Control	(via C)
UNL	Unlisten	(via C)

**NOTE:**


3. All Controller messages must be sent via Intel's 8292.

**8291A Registers**


A bit-by-bit map of the 16 registers on the 8291A is presented in Figure 5. A more detailed explanation of each of these registers and their functions follows. The access of these registers by the microprocessor is accomplished by using the  $\overline{CS}$ ,  $\overline{RD}$ ,  $\overline{WR}$ , and  $RS_0$ - $RS_2$  pins.

Register	$\overline{CS}$	$\overline{RD}$	$\overline{WR}$	$RS_0$ - $RS_2$
All Read Registers	0	0	1	CCC
All Write Registers	0	1	0	CCC
High Impedance	1	d	d	ddd

**Data Registers**



DATA-IN REGISTER (0R)



DATA-OUT REGISTER (0W)

The Data-In Register is used to move data from the GPIB to the microprocessor or to memory when the 8291A is addressed to listen. Incoming information is separately latched by this register, and its contents are not destroyed by a write to the data-out

register. The RFD (Ready for Data) message is held false until the byte is removed from the data in register, either by the microprocessor or by DMA. The 8291A then completes the handshake automatically. In RFD holdoff mode (see Auxiliary Register A), the handshake is not finished until a command is sent telling the 8291A to release the holdoff. In this way, the same byte may be read several times, or an over anxious talker may be held off until all available data has been processed.

When the 8291A is addressed to talk, it uses the data-out register to move data onto the GPIB. After the BO interrupt is received and a byte is written to this register, the 8291A initiates and completes the handshake while sending the byte out over the bus. In the BO interrupt disable mode, the user should wait until BO is active before writing to the register. (In the DMA mode, this will happen automatically.) A read of the Data-In Register does not destroy the information in the Data-Out Register.

**Interrupt Registers**

CPT	APT	GET	END	DEC	ERR	BO	BI
-----	-----	-----	-----	-----	-----	----	----

INTERRUPT STATUS 1 (1R)

INT	SPAS	LLO	REM	SPC	LLOC	REMC	ADSC
-----	------	-----	-----	-----	------	------	------

INTERRUPT STATUS 2 (2R)

CPT	APT	GET	END	DEC	ERR	BO	BI
-----	-----	-----	-----	-----	-----	----	----

INTERRUPT ENABLE 1 (1W)

0	0	DMAO	DMAI	SPC	LLOC	REMC	ADSC
---	---	------	------	-----	------	------	------

INTERRUPT ENABLE 2 (2W)

INT	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0
-----	-----	-----	-------	-------	-------	-------	-------

ADDRESS 0 REGISTER

**Figure 5. 8291A Registers**

READ REGISTERS								REGISTER SELECT CODE			WRITE REGISTERS							
DI7	DI6	DI5	DI4	DI3	DI2	DI1	DI0	RS2	RS1	RS0	DO7	DO6	DO5	DO4	DO3	DO2	DO1	DO0
DATA IN								0	0	0	DATA OUT							
CPT	APT	GET	END	DEC	ERR	BO	BI	0	0	1	CPT	APT	GET	END	DEC	ERR	BO	BI
INTERRUPT STATUS 1											INTERRUPT ENABLE 1							
INT	SPAS	LLO	REM	SPC	LLOC	REMC	ADSC	0	1	0	0	0	DMAO	DMAI	SPC	LLOC	REMC	ADSC
INTERRUPT STATUS 2											INTERRUPT ENABLE 2							
S8	SRQS	S6	S5	S4	S3	S2	S1	0	1	1	S8	rsv	S6	S5	S4	S3	S2	S1
SERIAL POLL STATUS											SERIAL POLL MODE							
ton	lon	EOI	LPAS	TPAS	LA	TA	MJMN	1	0	0	TO	LO	0	0	0	0	ADM1	ADM0
ADDRESS STATUS											ADDRESS MODE							
CPT7	CPT6	CPT5	CPT4	CPT3	CPT2	CPT1	CPT0	1	0	1	CNT2	CNT1	CNT0	COM4	COM3	COM2	COM1	COM0
COMMAND PASS THROUGH											AUX MODE							
INT	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0	1	1	0	ARS	DT	DL	AD5	AD4	AD3	AD2	AD1
ADDRESS 0											ADDRESS 0/1							
X	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1	1	1	1	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
ADDRESS 1											EOS							

The 8291A can be configured to generate an interrupt to the microprocessor upon the occurrence of any of 12 conditions or events on the GPIB. Upon receipt of an interrupt, the microprocessor must read the Interrupt Status Registers to determine which event has occurred, and then execute the appropriate service routine (if necessary). Each of the 12 interrupt status bits has a matching enable bit in the interrupt enable registers. These enable bits are used to select the events that will cause the INT pin to be asserted. Writing a logic "1" into any of these bits enables the corresponding interrupt status bits to generate an interrupt. Bits in the Interrupt Status Registers are set regardless of the states of the enable bits. The Interrupt Status Registers are then cleared upon being read or when a local pon (power-on) message is executed. If an event occurs while one of the Interrupt Status Registers is being read, the event is held until after its register is cleared and then placed in the register.

The mnemonics for each of the bits in these registers and a brief description of their respective functions appears in Table 4. This table also indicates how each of the interrupt bits is set.

**NOTE:** The INT bit in the Address 0 Register is a duplicate of the INT bit in the Interrupt Status 2 Register. It is only a status bit. It does not generate interrupts and thus does not have a corresponding enable bit.

The BO and BI interrupts enable the user to perform data transfer cycles. BO indicates that a data byte should be written to the Data Out Register. It is set by  $TACS \cdot (SWNS + SGNS) \cdot RFD$ . It is reset when the data byte is written, ATN is asserted, or the 8291A exits TACS. Data should never be written to the Data Out Register before BO is set. Similarly, BI is set when an input byte is accepted into the 8291A and reset when the microprocessor reads the Data In Register. BO and BI are also reset by pon (power-on local message) and by a read of the Interrupt

**Table 4. Interrupt Bits**

Indicates Undefined Commands	CPT	An undefined command has been received.
Set by (TPAS + LPAS)•SCG•ACDS•MODE 3	APT	A secondary address must be passed through to the microprocessor for recognition.
Set by DTAS	GET	A group execute trigger has occurred.
Set by (EOS + EOI)•LACS	END	An EOS or EOI message has been received.
Set by DCAS	DEC	Device Clear Active State has occurred.
Set by TACS•nba•DAC•RFD	ERR	Interface error has occurred; no listeners are active.
TACS•(SWNS + SGNS)	BO	A byte should be output.
Set by LACS•ACDS	BI	A byte has been input.
Shows status of the INT pin	INT	These are status only. They will <u>not</u> generate interrupts, nor do they have corresponding mask bits.
The device has been enabled for a serial poll	SPAS	
The device is in local lock out state. (LWLS+RWLS)	LLO	
The device is in a remote state. (REMS+RWLS)	REM	
SPAS → SPAS if APRS:STRS:SPAS was true	SPC	Serial Poll Complete interrupt.
LLO → NO LLO	LLOC	Local lock out change interrupt.
Remote → Local	REMC	Remote/Local change interrupt.
Addressed → Unaddressed	ADSC	Address status change interrupt. <sup>1</sup>

**NOTE:** <sup>1</sup>In ton (talk-only) and lon (listen-only) modes, no ADSC interrupt is generated.

Status 1 Register. However, if it is so desired, data transfer cycles may be performed without reading the Interrupt Status 1 Register if all interrupts except for BO or BI are disabled; BO and BI will automatically reset after each byte is transferred.

If the 8291A is used in the interrupt mode, the INT and DREQ pins can be dedicated to data input and output interrupts respectively by enabling BI and DMAO, provided that no other interrupts are enabled. This eliminates the need to read the interrupt status registers if a byte is received or transmitted.

The ERR bit is set to indicate the bus error condition when the 8291A is an active talker and tries to send a byte to the GPIB, but there are no active listeners (e.g., all devices on the GPIB are in AIDS). The logical equivalent of (nba · TACS · DAC · RFD) will set this bit.

The DEC bit is set whenever DCAS has occurred. The user must define a known state to which all device functions will return in DCAS. Typically this state will be a power-on state. However, the state of the device functions at DCAS is at the designer's discretion. It should be noted that DCAS has no effect on the interface functions which are returned to a known state by the IFC (interface clear) message or the pon local message.

The END interrupt bit may be used by the microprocessor to detect that a multi-byte transfer has been completed. The bit will be set when the 8291A is an active listener (LACS) and either EOS (provided the End on EOS Received feature is enabled in the Auxiliary Register A) or EOI is received. EOS will generate an interrupt when the byte in the Data In Register matches the byte in the EOS register. Otherwise the interrupt will be generated when a true input is detected on EOI.

The GET interrupt bit is used by the microprocessor to detect that DTAS has occurred. It is set by the 8291A when the GET message is received while it is addressed to listen. The TRIG output pin of the 8291A fires when the GET message is received. Thus, the basic operation of device trigger may be started without microprocessor software intervention.

The APT interrupt bit indicates to the processor that a secondary address is available in the CPT register for validation. This interrupt will only occur if Mode 3 addressing is in effect. (Refer to the section on addressing.) In Mode 2, secondary addresses will be recognized automatically on the 8291A. They will be ignored in Mode 1.

The CPT interrupt bit flags the occurrence of an undefined command and of all secondary commands following an undefined command. The Command Pass Through feature is enabled by the B0 bit of Auxiliary Register B. Any message not decoded by the 8291A (not included in the state diagrams in Appendix B) becomes an undefined command. Note that any addressed command is automatically ignored when the 8291A is not addressed.

Undefined commands are read by the CPU from the Command Pass Through register of the 8291A. This register reflects the logic levels present on the data lines at the time it is read. If the CPT feature is enabled, the 8291A will hold off the handshake until this register is read.

An especially useful feature of the 8291A is its ability to generate interrupts from state transitions in the interface functions. In particular, the lower 3 bits of the Interrupt Status 2 Register, if enabled by the corresponding enable bits, will cause an interrupt upon changes in the following states as defined in the IEEE 488 Standard.

Bit 0	ADSC	change in LIDS or TIDS or MJMN
Bit 1	REMC	change in LOCS or REMS
Bit 2	LLOC	change in LWLS or RWLS

The upper 4 bits of the Interrupt Status 2 Register are available to the processor as status bits. Thus, if one of the bits 0–2 generates an interrupt indicating a state change has taken place, the corresponding status bit (bits 3–5 may be read to determine what the new state is. To determine the nature of a change in addressed status (bit 0) the Address Status Register is available to be read. The SPC interrupt (bit 3 in Interrupt Status 2) is set upon exit from SPAS if APRS:STRS:SPAS occurred which indicates that the GPIB controller has read the bus serial poll status byte after the 8291A requested service (asserted SRQ). The SPC interrupt occurs once after the controller reads the status byte if service was requested.

The controller may read the status byte later, and the byte will contain the last status the 8291A's CPU wrote to the Serial Poll Mode Register, but the SRQS bit will not be set and no interrupt will be generated. Finally, bit 7 monitors the state of the 8291A INT pin. Logically, it is an OR of all enabled interrupt status bits. One should note that bits 3–6 of the Interrupt Status 2 Register do not generate interrupts, but are available only to be read as status bits by the processor. Bit 7 in Interrupt Status 2 is duplicated in Address 0 Register, and the latter should be used when polling for interrupts to avoid losing one of the interrupts in Interrupt Status 2 Register.

Bits 4 and 5 (DMAI, DMAO) of the Interrupt Mask 2 Register are available to enable direct data transfers between memory and the GPIB; DMAI (DMA in) enables the DREQ (DMA request) pin of the 8291A to be asserted upon the occurrence of BI. Similarly, DMAO (DMA out) enables the DREQ pin to be asserted upon the occurrence of BO. One might note that the DREQ pin may be used as a second interrupt output pin, monitoring BI and/or BO and enabled by DMAI and DMAO. One should note that the DREQ pin is not affected by a read of the Interrupt Status 1 Register. It is reset whenever a byte is written to the Data Out Register or read from the Data In Register.

To ensure that an interrupt status bit will not be cleared without being read, and will not remain uncleared after being read, the 8291A implements a special interrupt handling procedure. When an enabled interrupt bit is set in either of the Interrupt Status Registers, the input of the registers are blocked until the set bit is read and reset by the microprocessor. Thus, potential problems arise when interrupt status changes while the register is being blocked. However, the 8291A stores all new interrupts in a temporary register and transfers them to the appropriate Interrupt Status Register after the interrupt has been reset. This transfer takes place only if the corresponding bits were read as zeroes.

### Serial Poll Registers

S8	SRQS	S6	S5	S4	S3	S2	S1
----	------	----	----	----	----	----	----

SERIAL POLL STATUS (3R)

S8	rsv	S6	S5	S4	S3	S2	S1
----	-----	----	----	----	----	----	----

SERIAL POLL MODE (3W)

The Serial Poll Mode Register determines the status byte that the 8291A sends out on the GPIB data lines when it receives the SPE (Serial Poll Enable) message. Bit 6 of this register is reserved for the rsv (request service) local message. Setting this bit to 1 causes the 8291A to assert its  $\overline{SRQ}$  line, indicating its need for attention from the controller-in-charge of the GPIB. The other bits of this register are available for sending status information over the GPIB. Sometime after the microprocessor initiates a request for service by setting bit 6, the controller of the GPIB sends the SPE message and then addresses the 8291A to talk. At this point, one byte of status is returned by the 8291A via the Serial Poll Mode Register. After the status byte is read by the controller, rsv is automatically cleared by the 8291A and an SPC interrupt is generated. The CPU may request service again by writing another byte to the Serial Poll Mode Register with the rsv bit set. If the controller performs a serial poll when the rsv bit is clear, the last status byte written will be read, but the  $\overline{SRQ}$  line will not be driven by the 8291A and the SRQS bit will be clear in the status byte.

The Serial Poll Status Register is available for reading the status byte in the Serial Poll Mode Register. The processor may check the status of a request for service by polling bit 6 of this register, which corresponds to SRQS (Service Request State). When a Serial Poll is conducted and the controller-in-charge reads the status byte, the SRQS bit is cleared. The  $\overline{SRQ}$  line and the rsv bit are tied together.

### Address Registers

ton	Ion	EOI	LPAS	TPAS	LA	TA	MJMN
-----	-----	-----	------	------	----	----	------

ADDRESS STATUS (4R)

INT	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0
-----	-----	-----	-------	-------	-------	-------	-------

ADDRESS 0 (6R)

X	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1
---	-----	-----	-------	-------	-------	-------	-------

ADDRESS 1 (7R)

TO	LO	0	0	0	0	ADM1	ADM0
----	----	---	---	---	---	------	------

ADDRESS MODE (4W)

ARS	DT	DL	AD5	AD4	AD3	AD2	AD1
-----	----	----	-----	-----	-----	-----	-----

ADDRESS 0/1 (6W)

The Address Mode Register is used to select one of the five modes of addressing available on the 8291A. It determines the way in which the 8291A uses the information in the Address 0 and Address 1 Registers.

—In Mode 1, the contents of the Address 0 Register constitute the “Major” talker/listener address while the Address 1 Register represents the “Minor” talker/listener address. In applications where only one address is needed, the major talker/listener is used, and the minor talker/listener should be disabled. Loading an address via the Address 0/1 Register into Address Registers 0 and 1 enables the major and minor talker/listener functions respectively.

—In Mode 2 the 8291A recognizes two sequential address bytes: a primary followed by a secondary. Both address bytes must be received in order to enable the device to talk or listen. In this manner, Mode 2 addressing implements the extended talker and listener functions as defined in IEEE-488.

To use Mode 2 addressing the primary address must be loaded into the Address 0 Register, and the Secondary Address is placed in the Address 1 Register. With both primary and secondary addresses residing on chip, the 8291A can handle all addressing sequences without processor intervention.

—In Mode 3, the 8291A handles addressing just as it does in Mode 1, except that each Major or Minor primary address must be followed by a secondary address. All secondary addresses must be verified by the microprocessor when Mode 3 is used. When the 8291A is in TPAS or LPAS (talker/listener primary addressed state), and it does not recognize the byte on the DIO lines, an APT interrupt is generated (see section on Interrupt Registers) and the byte is available in the CPT (Command Pass-Through) Register. As part of its interrupt service routine, the microprocessor must read the CPT Register and write one of the following responses to the Auxiliary Mode Register:

1. 07H implies a non-valid secondary address
2. 0FH implies a valid secondary address

Setting the TO bit generates the local ton (talk-only) message and sets the 8291A to a talk-only mode. This mode allows the device to operate as a talker in an interface system without a controller.

Setting the LO bit generates the local Ion (listen-only) message and sets the 8291A to a listen-only mode. This mode allows the device to operate as a listener in an interface system without a controller. The above bits may also be used by a controller-in-charge to set itself up for remote command or data communication.

The mode of addressing implemented by the 8291A may be selected by writing one of the following bytes to the Address Mode Register.

Register Contents	Mode
10000000	Enable talk only mode (ton)
01000000	Enable listen only mode (Ion)
11000000	The 8291 may talk to itself
00000001	Mode 1, (Primary-Primary)
00000010	Mode 2 (Primary-Secondary)
00000011	Mode 3 (Primary/APT-Primary/APT)

The Address Status Register contains information used by the microprocessor to handle its own addressing. This information includes status bits that monitor the address state of each talker/listener, “ton” and “Ion” flags which indicate the talk and listen only states, and an EOI bit which, when set, signifies that the END message came with the last data byte. LPAS and TPAS indicate that the listener or talker primary address has been received. The microprocessor can use these bits when the secondary address is passed through to determine whether the 8291A is addressed to talk or listen. The LA (listener addressed) bit will be set when the 8291A is in LACS (Listener Active State) or in LADS (Listener Addressed State). Similarly, the TA (Talker Addressed bit) will be set to indicate TACS or TADS, but also to indicate SPAS (Serial Poll Active State). The MJMN bit is used to determine whether the information in the other bits applies to the Major or Minor talker/listener. It is set to “1” when the Minor talker/listener is addressed. It should be noted that only one talker/listener may be active at any one time. Thus, the MJMN bit will indicate which, if either, of the talker/listeners is addressed or active.

The Address 0/1 Register is used for specifying the device's addresses according to the format selected in the Address Mode Register. Five bit addresses may be loaded into the Address 0 and Address 1 Registers by writing into the Address 0/1 Register. The ARS bit is used to select which of these registers the other seven bits will be loaded into. The DT and DL bits may be used to disable the talker or listener function at the address signified by the other five

bits. When Mode 1 addressing is used and only one primary address is desired, *both* the talker and the listener should be disabled at the Minor address.

As an example of how the Address 0/1 Register might be used, consider an example where two primary addresses are needed in the device. The Major primary address will be selectable only as a talker and the Minor primary address will be selectable only as a listener. This configuration of the 8291A is formed by the following sequence of writes by the microprocessor.

Operation	CS	RD	WR	Data	RS2-RS0
1. Select addressing Mode 1	0	1	0	00000001	100
2. Load major address into Address 0 Register with listener function disabled.	0	1	0	001AAAAA	110
3. Load minor address into Address 1 Register with talker function disabled.	0	1	0	110BBBBB	110

At this point, the addresses AAAAA and BBBBB are stored in the Address 0 and Address 1 Registers respectively, and are available to be read by the microprocessor. Thus, it is not necessary to store any address information elsewhere. Also, with the information stored in the Address 0 and Address 1 Registers, processor intervention is not required to recognize addressing by the controller. Only in Mode 3, where secondary addresses are passed through, must the processor intervene in the addressing sequence.

The Address 0 Register contains a copy of bit 7 of the Interrupt Status 2 Register (INT). This is to be used when polling for interrupts. Software should poll register 6 checking for INT (bit 7) to be set. When INT is set, the Interrupt Status Register should be read to determine which interrupt was received.

### Command Pass Through Register

CPT7	CPT6	CPT5	CPT4	CPT3	CPT2	CPT1	CPT0
------	------	------	------	------	------	------	------

COMMAND PASS THROUGH (5R)

The Command Pass Through Register is used to transfer undefined 8-bit remote message codes from the GPIB to the microprocessor. When the CPT feature is enabled (bit B0 in Auxiliary Register B), any message not decoded by the 8291A becomes an undefined command. When Mode 3 addressing is used secondary addresses are also passed through

the CPT Register. In either case, the 8291A will hold-off the handshake until the microprocessor reads this register and issues the VSCMD auxiliary command.

The CPT and APT interrupts flag the availability of undefined commands and secondary addresses in the CPT Register. The details of these interrupts are explained in the section on Interrupt Registers.

An added feature of the 8291A is its ability to handle undefined secondary commands following undefined primaries. Thus, the number of available commands for future IEEE-488 definition is increased; one undefined primary command followed by a sequence of as many as 32 secondary commands can be processed. The IEEE-488 Standard does not permit users to define their own commands, but upgrades of the standard are thus provided for.

The recommended use of the 8291A's undefined command capabilities is for a controller-configured Parallel Poll. The PPC message is an undefined primary command typically followed by PPE, an undefined secondary command. For details on this procedure, refer to the section on Parallel Poll Protocol.

### Auxiliary Mode Register

CNT2	CNT1	CNT0	COM4	COM3	COM2	COM1	COM0
------	------	------	------	------	------	------	------

AUX MODE (5W)

CNT0-2:CONTROL BITS  
COM0-4:COMMAND BITS

The Auxiliary Mode Register contains a three-bit control field and a five-bit command field. It is used for several purposes on the 8291A:

1. To load "hidden" auxiliary registers on the 8291A.
2. To issue commands from the microprocessor to the 8291A.
3. To preset an internal counter used to generate T1, delay in the Source Handshake function, as defined in IEEE-488.

Table 5 summarizes how these tasks are performed with the Auxiliary Mode Register. Note that the three control bits determine how the five command bits are interpreted.

**Table 5**

CODE		COMMAND
CONTROL BITS	COMMAND BITS	
000	0CCCC	Execute auxiliary command CCCC
001	ODDDD	Preset internal counter to match external clock frequency of DDDD MHz (DDDD binary representation of 1 to 8 MHz)
100	DDDDD	Write DDDDD into auxiliary register A
101	DDDDD	Write DDDDD into auxiliary register B
011	USP <sub>3</sub> P <sub>2</sub> P <sub>1</sub>	Enable/disable parallel poll either in response to remote messages (PPC followed by PPE or PPD) or as a local lpe message. (Enable if U = 0, disable if U = 1.)

### AUXILIARY COMMANDS

Auxiliary commands are executed by the 8291A whenever 0000CCCC is written into the Auxiliary Mode Register, where CCCC is the 4-bit command code.

**0000**—Immediate Execute pon: This command resets the 8291A to a power up state (local pon message as defined in IEEE-488).

The following conditions constitute the power up state:

1. All talkers and listeners are disabled.
2. No interrupt status bits are set.

The 8291A is designed to power up in certain states as specified in the IEEE-488 state diagrams. Thus, the following states are in effect in the power up state: SIDS, AIDS, TIDS, LIDS, NPRS, LOCS, and PPIS.

The "0000" pon is an immediate execute command (a pon pulse). It is also used to release the "initialize" state generated by either an external reset pulse or the "0010" Chip Reset command.

**0010**—Chip Reset (Initialize): This command has the same effect as a pulse applied to the Reset pin. (Refer to the section on Reset Procedure.)

**0011**—Finish Handshake : This command finishes a handshake that was stopped because of a holdoff on RFD. (Refer to Auxiliary Register A.)

**0100**—Trigger: A "Group Execute Trigger" is forced by this command. It has the same effect as a GET command issued by the controller-in-charge of the GPIB, but does not cause a GET interrupt.

**0101, 1101**—Clear/Set rtl: These commands correspond to the local rtl message as defined by the IEEE-488. The 8291A will go into local mode when a Set rtl Auxiliary Command is received if local lockout is not in effect. The 8291A will exit local mode after receiving a Clear rtl Auxiliary Command if the 8291A is addressed to listen.

**0110**—Send EOI: The EOI line of the 8291A may be asserted with this command. The command causes EOI to go true with the next byte transmitted. The EOI line is then cleared upon completion of the handshake for that byte.

**0111, 1111**—Non Valid/Valid Secondary Address or Command (VSCMD): This command informs the 8291A that the secondary address received by the microprocessor was valid or invalid (0111 = invalid, 1111 = valid). If Mode 3 addressing is used, the processor must field each extended address and respond to it, or the GPIB will hang up. Note that the COM3 bit is the invalid/valid flag.

The valid (1111) command is also used to tell the 8291A to continue from the command-pass-through-state, or from RFD holdoff on GET, SDC or DCL.

**1000**—pon: This command puts the 8291A into the pon (power on) state and holds it there. It is similar to a Chip Reset except none of the Auxiliary Mode Registers are cleared. In this state, the 8291A does not participate in any bus activity. An Immediate Execute pon releases the 8291A from the pon state and permits the device to participate in the bus activity again.

**0001, 1001**—Parallel Poll Flag (local "ist" message): This command sets (1001) or clears (0001) the parallel poll flag. A "1" is sent over the assigned data line (PRR = Parallel Poll Response true) only if the parallel poll flag matches the sense bit from the lpe local message (or indirectly from the PPE message). For a more complete description of the Parallel Poll features and procedures refer to the section on Parallel Poll Protocol.

### INTERNAL COUNTER

The internal counter determines the delay time allowed for the setting of data on the DIO lines. This delay time is defined as  $T_1$  in IEEE-488 and appears in the Source Handshake state diagram between the



SDYS and STRS. As such, DAV is asserted  $T_1$  after the DIO lines are driven. Consequently,  $T_1$  is a major factor in determining the data transfer rate of the 8291A over the GPIB ( $T_1 = \text{TWRDV2-TWRD15}$ ).

When open-collector transceivers are used for connection to the GPIB,  $T_1$  is defined by IEEE-488 to be  $2\mu\text{sec}$ . By writing 0010DDDD into the Auxiliary Mode Register, the counter is preset to match a  $f_c$  MHz clock input, where DDDD is the binary representation of  $N_F$  [ $1 \leq N_F \leq 8$ ,  $N_F = (\text{DDDD})_2$ ]. When  $N_F = f_c$ , a  $2\mu\text{sec}$   $T_1$  delay will be generated before each DAV asserted.

$$T_{1(\mu\text{sec})} = \frac{2N_F}{f_c} + t_{\text{SYNC}}, 1 \leq N_F \leq 8$$

$t_{\text{SYNC}}$  is a synchronization error, greater than zero and smaller than the larger of T clock high and T clock low. (For a 50% duty cycle clock,  $t_{\text{SYNC}}$  is less than half the clock cycle).

If it is necessary that  $T_1$  be different from  $2\mu\text{sec}$ ,  $N_F$  may be set to a value other than  $f_c$ . In this manner, data transfer rates may be programmed for a given system. In small systems, for example, where transfer rates exceeding GPIB specifications are required, one may set  $N_F < f_c$  and decrease  $T_1$ .

When tri-state transceivers are used, IEEE-488 allows a higher transfer rate (lower  $T_1$ ). Use of the 8291A with such transceivers is enabled by setting  $B_2$  in Auxiliary Register B. In this case, setting  $N_F = f_c$  causes a  $T_1$  delay of  $2\mu\text{sec}$  to be generated for the first byte transmitted — all subsequent bytes will have a delay of 500 nsec.

$$T_{1(\text{High Speed})} \mu\text{sec} = \frac{N_F}{2f_c} + t_{\text{SYNC}}$$

Thus, the shortest  $T_1$  is achieved by setting  $N_F = 1$  using an 8 MHz clock with a 50% duty cycle clock ( $t_{\text{SYNC}} < 63 \text{ nsec}$ ):

$$T_{1(\text{HS})} = \frac{1}{2 \times 8} + 0.063 = 125 \text{ nsec max.}$$

## AUXILIARY REGISTER A

Auxiliary Register A is a "hidden" 5-bit register which is used to enable some of the 8291A features. Whenever a 100  $A_4A_3A_2A_1A_0$  byte is written into the

Auxiliary Register, it is loaded with the data  $A_4A_3A_2A_1A_0$ . Setting the respective bits to "1" enables the following features.

**A<sub>0</sub>**—RFD Holdoff on all Data: If the 8291A is listening, RFD will not be sent true until the "finish handshake" auxiliary command is issued by the microprocessor. The holdoff will be in effect for each data byte.

**A<sub>1</sub>**—RFD Holdoff on End: This feature enables the holdoff on EOI or EOS (if enabled). However, no holdoff will be in effect on any other data bytes.

**A<sub>2</sub>**—End on EOS Received: Whenever the byte in the Data In Register matches the byte in the EOS Register, the END interrupt bit will be set in the Interrupt Status 1 Register.

**A<sub>3</sub>**—Output EOI on EOS Sent: Any occurrence of data in the Data Out Register matching the EOS Register causes the EOI line to be sent true along with the data.

**A<sub>4</sub>**—EOS Binary Compare: Setting this bit causes the EOS Register to function as a full 8-bit word. When it is not set, the EOS Register is a 7-bit word (for ASCII characters).

If  $A_0 = A_1 = 1$ , a special "continuous Acceptor Handshake cycling" mode is enabled. This mode should be used only in a controller system configuration, where both the 8291A and the 8292 are used. It provides a continuous cycling through the Acceptor Handshake state diagram, requiring no local messages from the microprocessor; the rdy local message is automatically generated when in ANRS. As such, the 8291A Acceptor Handshake serves as the controller Acceptor Handshake. Thus, the controller cycles through the Acceptor Handshake without delaying the data transfer in progress. When the tcs local message is executed, the 8291A should be taken out of the "continuous AH cycling" mode, the GPIB will hang up in ANRS, and a BI interrupt will be generated to indicate that control may be taken. A simpler procedure may be used when a "tcs on end of block" is executed; the 8291A may stay in "continuous AH cycling". Upon the end of a block (EOI or EOS received), a holdoff is generated, the GPIB hangs up in ANRS, and control may be taken.

## AUXILIARY REGISTER B

Auxiliary Register B is a "hidden" 4-bit register which is used to enable some of the features of the 8291A. Whenever a 101  $B_3B_2B_1B_0$  is written into the Auxiliary Mode Register, it is loaded with the data  $B_3B_2B_1B_0$ . Setting the respective bits to "1" enables the following features:

**$B_0$** —Enable Undefined Command Pass Through: This feature allows any commands not recognized by the 8291A to be handled in software. If enabled, this feature will cause the 8291A to holdoff the handshake when an undefined command is received. The microprocessor must then read the command from the Command Pass Through Register and send the VSCMD auxiliary command. Until the VSCMD command is sent, the handshake holdoff will be in effect.

**$B_1$** —Send EOI in SPAS: This bit enables EOI to be sent with the status byte; EOI is sent true in Serial Poll Active State. Otherwise, EOI is sent false in SPAS.

**$B_2$** —Enable High Speed Data Transfer: This feature may be enabled when tri-state external transceivers are used. The data transfer rate is limited by  $T_1$  delay time generated in the Source Handshake function, which is defined according to the type of transceivers used. When the "High Speed" feature is enabled,  $T_1 = 2$  microseconds is generated for the first byte transmitted after each true to false transition of ATN. For all subsequent bytes,  $T_1 = 500$  nanoseconds. Refer to the Internal Counter section for an explanation of  $T_1$  duration as a function of  $B_2$  and of clock frequency.

**$B_3$** —Enable Active Low Interrupt: Setting this bit causes the polarity of the INT pin to be reversed, providing an output signal compatible with Intel's MCS-48® Family. Interrupt registers are not affected by this bit.

**$B_4$** —Enable RFD Holdoff on GET or DEC: Setting this bit causes RFD to be held false until the "VSCMD" auxiliary command is written after GET, SDC, and DCL commands. This allows the device to hold off the bus until it has completed a clear or trigger similar to an unrecognized command.

## PARALLEL POLL PROTOCOL

Writing a 011 $USP_3P_2P_1$  into the Auxiliary Mode Register will enable ( $U=0$ ) or disable ( $U=1$ ) the 8291A for a parallel poll. When  $U=0$ , this command is the "lpe" (local poll enable) local message as defined in IEEE-488. The "S" bit is the sense in which the 8291A is enabled; only if the Parallel Poll Flag ("ist" local message) matches this bit will the Parallel Poll Response,  $PPR_N$ , be sent true ( $Response = S + ist$ ). The bits  $P_3P_2P_1$  specify which of the eight data lines  $PPR_N$  will be sent over. Thus, once the 8291A has been configured for Parallel Poll, whenever it senses both EOI and ATN true, it will automatically compare its PP flag with the sense bit and send  $PPR_N$  true or false according to the comparison.

If a PP2\* implementation is desired, the "lpe" and "ist" local messages are all that are needed. Typically, the user will configure the 8291A for Parallel Poll immediately after initialization. During normal operation the microprocessor will set or clear the Parallel Poll Flag (ist) according to the device's need for service. Consequently the 8291A will be set up to give the proper response to IDY ( $EOI \cdot ATN$ ) without directly involving the microprocessor.

If a PP1\* implementation is desired, the undefined command features of the 8291A must be used. In PP1, the 8291A is indirectly configured for Parallel Poll by the active controller on the GPIB. The sequence at the 8291A being enabled or disabled remotely is as follows:

1. The PPC message is received and is loaded into the Command Pass Through Register as an undefined command. A CPT Interrupt is sent to the microprocessor; the handshake is automatically held off.
2. The microprocessor reads the CPT Register and sends VSCMD to the 8291A, releasing the handshake.
3. Having received an undefined primary command, the 8291A is set up to receive an undefined secondary command (the PPE or PPD message). This message is also received into the CPT Register, the handshake is held off, and the CPT interrupt is generated.

NOTE: \*As defined in IEEE Standard 488.

- The microprocessor reads the PPE or PPD message and writes the command into the Auxiliary Mode Register (bit 7 should be cleared first). Finally, the microprocessor sends VSCMD and the handshake is released.

### End of Sequence (EOS) Register

EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
-----	-----	-----	-----	-----	-----	-----	-----

EOS REGISTER

The EOS Register and its features offer an alternative to the "Send EOI" auxiliary command. A seven or eight bit byte (ASCII or binary) may be placed in the register to flag the end of a block or read. The type of EOS byte to be used is selected in Auxiliary Register bit A<sub>4</sub>.

If the 8291A is a listener, and the "End on EOS Received" is enabled with bit A<sub>2</sub>, then an END interrupt is generated in the Interrupt Status 1 Register whenever the byte in the Data-In Register matches the byte in the EOS Register.

If the 8291A is a talker, and the "Output EOI on EOS Sent" is enabled with bit A<sub>3</sub>, then the EOI line is sent true with the next byte whenever the contents of the Data Out Register match the EOS register.

### Reset Procedure

The 8291A is reset to an initialization state either by a pulse applied to its Reset pin, or by a reset auxiliary command (02H written into the Auxiliary Command Register). The following conditions are caused by a reset pulse (or local reset command):

- A "pon" local message as defined by IEEE-488 is held true until the initialization state is released.
- The Interrupt Status Registers are cleared (not Interrupt Enable Registers).
- Auxiliary Registers A and B are cleared.
- The Serial Poll Mode Register is cleared.
- The Parallel Poll Flag is cleared.
- The EOI bit in the Address Status Register is cleared.
- N<sub>r</sub> in the Internal Counter is set to 8 MHz. This setting causes the longest possible T<sub>d</sub> delay to be generated in the Source Handshake (16 μsec for 1 MHz clock).
- The rdy local message is sent.

The initialization state is released by an "immediate execute pon" command (00H written into the Auxiliary Command Register).

The suggested initialization sequence is:

- Apply a reset pulse or send the reset auxiliary command.
- Set the desired initial conditions by writing into the Interrupt Enable, Serial Poll Mode, Address Mode, Address 0/1, and EOS Registers. Auxiliary Registers A and B, and the internal counter should also be initialized.
- Send the "immediate execute pon" auxiliary command to release the initialization state.
- If a PP2 Parallel Poll implementation is to be used the "lpe" local message may be sent, enabling the 8291A for a Parallel Poll Response on an assigned line. (Refer to the section on Parallel Poll Protocol.)

### Using DMA

The 8291A may be connected to the Intel® 8237 or 8257 DMA Controllers or the 8089 I/O Processor for DMA operation. The 8237 will be used to refer to any DMA controller. The DREQ pin of the 8291A requests a DMA byte transfer from the 8237. It is set by BO or BI flip flops, enabled by the DMAO and DMAI bits in the Interrupt Enable 2 Register. (After reading, the INT1 register BO and BI interrupts will be cleared but not BO and BI in DREQ equation.)

The  $\overline{DACK}$  pin is driven by the 8237 in response to the DMA request. When  $\overline{DACK}$  is true (active low) it sets CS = RS0 = RS1 = RS2 = 0 such that the  $\overline{RD}$  and  $\overline{WR}$  signals sent by the 8237 refer to the Data In and Data Out Registers. Also, the DMA request line is reset by  $\overline{DACK}$  ( $\overline{RD} + \overline{WR}$ ).

DMA input sequence:

- A data byte is accepted from the GPIB by the 8291A.
- A BI interrupt is generated and DREQ is set.
- $\overline{DACK}$  and  $\overline{RD}$  are driven by the 8237, the contents of the Data In Register are transferred to the system bus, and DREQ is reset.
- The 8291A sends RFD true on the GPIB and proceeds with the Acceptor Handshake protocol.

DMA output sequence:

- A BO interrupt is generated (indicating that a byte should be output) and DREQ is asserted.

2.  $\overline{DACK}$  and  $\overline{WR}$  are driven by the 8237, a byte is transferred from the MCS bus into the Data Out Register, and DREQ is reset.
3. The 8291A sends DAV true on the GPIB and proceeds with the Source Handshake protocol.

It should be noted that each time the device is addressed (MTA + MLA + ton + Ion), the Address Status Register should be read, and the 8237 should be initialized accordingly. (Refer to the 8237 or 8257 Data Sheets.)

## APPLICATION BRIEF

### System Configuration

#### MICROPROCESSOR BUS CONNECTION

The 8291A is 8048/49, 8051, 8080/85, and 8086/88

compatible. The three address pins ( $RS_0$ ,  $RS_1$ ,  $RS_2$ ) should be connected to the non-multiplexed address bus (for example:  $A_8$ ,  $A_9$ ,  $A_{10}$ ). In case of 8080, any address lines may be used. If the three lowest address bits are used ( $A_0$ ,  $A_1$ ,  $A_2$ ), then they must be demultiplexed first.

#### EXTERNAL TRANSCEIVERS CONNECTION

The 8293 GPIB Transceiver interfaces the 8291A directly to the IEEE-488 bus. The 8291A and two 8293's can be configured as a talker/listener (see Figure 6) or with the 8292 as a talker/listener/controller (see Figure 7). Absolutely no active or passive external components are required to comply with the complete IEEE-488 electrical specification.




Figure 6. 8291A and 8293 System Configuration




Figure 7. 8291A, 8292, and 8293 System Configuration

## Start-Up Procedures

The following section describes the steps needed to initialize a typical 8291A system implementing a talker/listener interface and an 8291A/8292 system implementing a talker/listener/controller interface.

### TALKER/LISTENER SYSTEM

Assume a general system configuration with the following features: (i) Polled system interface; (ii) Mode 1 addressing; (iii) same address for talker and listener; (iv) ASCII carriage return as the end-of-sequence (EOS) character; (v) EOI sent true with the last byte; and, (vi) 8 MHz clock.

**Initialization.** Initialization is accomplished with the following steps:

1. Pulse the RESET input or write 02H to the Auxiliary Mode Register.
2. Write 00H to the Interrupt Enable Registers 1 and 2. This disables interrupt and DMA.
3. Write 01H to the Address Mode Register to select Mode 1 addressing.
4. Write 28H to the Auxiliary Mode Register. This loads 8H to the Auxiliary Register A matching the 8 MHz clock input to the internal T1 delay counter to generate the delay meeting the IEEE spec.
5. Write the talker/listener address to the Address 0/1 register. The three most significant bits are zero.
6. Write an ASCII carriage return (0DH) to the EOS register.
7. Write 84H to the Auxiliary Mode Register to allow EOI to be sent true when the EOS character is sent.
8. Write 00H to the Auxiliary Mode Register. This writes the "Immediate Execute pon" message and takes the 8291A from the initialization state into the idle state. The 8291A will remain idle until the controller initiates some activity by driving  $\overline{ATN}$  true.

**Communication.** The local CPU now polls the 8291A to determine which controller command has been received.

The controller addresses the 8291A by driving  $\overline{ATN}$ , placing MLA (My Listen Address) on the bus and driving  $\overline{DAV}$ . If the lower five bits of the MLA message match the address programmed into the Address 0/1 register, the 8291A is addressed to listen. It would be addressed to talk if the controller sent the MTA message instead of MLA.

The ADSC bit in the Interrupt Status 2 Register indicates that the 8291A has been addressed or unaddressed. The TA and LA bits in the Address Status Register indicate whether the 8291A is talker (TA=1), listener (LA=1), both (TA=LA=1) or unaddressed (TA=LA=0).

If the 8291A is addressed to listen, the local CPU can read the Data-In Register whenever the BI (Byte In) interrupt occurs in the Interrupt Status 1 Register. If the END bit in the same register is also set, either EOI or a data byte matching the pattern in the EOS register has been received.

In the talker mode, the CPU writes data into the Byte-Out Register on BO (Byte Out) true.

### TALKER/LISTENER/CONTROLLER SYSTEM

Combined with the Intel 8292, the 8291A executes a complete IEEE-488-1978 controller function. The 8291A talks and listens via the data and handshake lines ( $\overline{NRFD}$ ,  $\overline{NDAC}$  and  $\overline{DAV}$ ). The 8292 controls four of the five bus management lines ( $\overline{IFC}$ ,  $\overline{SRQ}$ ,  $\overline{ATN}$  and  $\overline{REN}$ ).  $\overline{EOI}$ , the fifth line, is shared. The 8291A drives and receives EOI when EOI is used as an end-of-block indicator. The 8292 drives  $\overline{EOI}$  along with  $\overline{ATN}$  during a parallel poll command.

Once again, assume a general system configuration with the following features: (i) Polled system interface; (ii) 8292 as the system controller and controller-in-charge; (iii) ASCII carriage return (0DH) as the EOS identifier; (iv)  $\overline{EOI}$  sent with the last character; and, (v) an external buffer (8282) used to monitor the TCI line.

**Initialization.** In order to send a command across the GPIB, the 8292 has to drive  $\overline{ATN}$ , and the 8291A has to drive the data lines. Both devices therefore need initialization.

To initialize the 8292:

1. Pulse the RESET input. The 8292 will initially drive all outputs high. TCI, SPI, OBF1, IBF1 and CLTH will then go low. The Interrupt Status, Interrupt Mask, Error Flag, Error Mask and Timeout registers will be cleared. The interrupt counter will be disabled and loaded with 255. The 8292 will then monitor the status of the SYC pin. If high, the 8292 will pulse IFC true for at least 100 $\mu$ s in compliance with the IEEE-488-1978 standard. It will then take control by asserting  $\overline{ATN}$ .

To initialize the 8291A, the following is necessary:

1. Write 00H to Interrupt Enable registers 1 and 2. This disables interrupt and DMA.

2. With the 8292 as the controller-in-charge, it is impossible to address the 8292 via the GPIB. Therefore, the ton or lon modes of the 8291A must be used. To send commands, set the 8291A in the ton mode by writing 80H to the Address Mode Register.
3. Write 26H to the Auxiliary Mode Register to match the T1 data settling time to the 6 MHz clock input.
4. Write an ASCII carriage return (0DH) to the EOS Register.
5. Write 84H to the Auxiliary Mode Register in order to enable "Output EOI on EOS sent" and thus send EOI with the last character.
6. Write 00H—Immediate Execute pon—to the Auxiliary Mode Register to put the 8291A in the idle state.

**Communication.** Since the 8291A is in the ton mode, a BO interrupt is generated as soon as the immediate Execute pon command is written. The CPU writes the command into the Data Out Register, and repeats it on BO becoming true for as many commands as necessary.  $\overline{ATN}$  remains continuously

true unless the GTSB (Go To Standby) command is sent to the 8292.

$\overline{ATN}$  has to be false in order to send data rather than commands from the controller. To do this, the following steps are needed:

1. Enable the TCI interrupt if not already enabled.
2. Wait for IBF (Input Buffer Full) in the 8292 Interrupt Status Register to be reset.
3. Write the GTSB (F6H) command to the 8292 Command Field Register.
4. Read the 8282 and wait for TCI to be true.
5. Write the ton (80H) and pon (00H) command to the 8291A Address Mode Register and Auxiliary Mode Registers respectively.
6. Wait for the BO interrupt to be set in the 8291A.
7. Write the data to the 8291A Data-Out Register.

Identically, the user could command the controller to listen rather than talk. To do that, write lon (40H) instead of ton into the Address Mode Register. Then wait for BI rather than BO to go true. Read the data Register.

**ABSOLUTE MAXIMUM RATINGS**

Ambient Temperature Under Bias ..... 0°C to 70°C  
 Storage Temperature ..... -65°C to +150°C  
 Voltage on Any Pin  
 With Respect to Ground ..... -0.5V to +7V  
 Power Dissipation ..... 0.65 Watts

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS** [ $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  (Commercial)]




Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$V_{IL}$	Input Low Voltage	-0.5	0.8	V	
$V_{IH}$	Input High Voltage	2	$V_{CC}+0.5$	V	
$V_{OL}$	Output Low Voltage		0.45	V	$I_{OL}=2\text{mA}$ (4mA for TR1 pin)
$V_{OH}$	Output High Voltage	2.4		V	$I_{OH}=-400\mu\text{A}$ (-150 $\mu\text{A}$ for SRQ pin)
$V_{OH-INT}$	Interrupt Output High Voltage	2.4		V	$I_{OH}=-400\mu\text{A}$
		3.5		V	$I_{OH}=-50\mu\text{A}$
$I_{IL}$	Input Leakage		10	$\mu\text{A}$	$V_{IN}=0\text{V}$ to $V_{CC}$
$I_{OFL}$	Output Leakage Current		$\pm 10$	$\mu\text{A}$	$V_{OUT}=0.45V, V_{CC}$
$I_{CC}$	$V_{CC}$ Supply Current		120	mA	$T_A=0^\circ\text{C}$

**A.C. CHARACTERISTICS** [ $V_{CC} = 5V \pm 10\%$ ,  $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$  (Commercial)]



Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AR}$	Address Stable Before $\overline{\text{READ}}$	0		nsec	
$t_{RA}$	Address Hold After $\overline{\text{READ}}$	0		nsec	
$t_{RR}$	$\overline{\text{READ}}$ width	140		nsec	
$t_{AD}$	Address Stable to Data Valid		250	nsec	
$t_{RD}$	$\overline{\text{READ}}$ to Data Valid		100	nsec	
$t_{RDF}$	Data Float After $\overline{\text{READ}}$	0	60	nsec	
$t_{AW}$	Address Stable Before $\overline{\text{WRITE}}$	0		nsec	
$t_{WA}$	Address Hold After $\overline{\text{WRITE}}$	0			
$t_{WW}$	$\overline{\text{WRITE}}$ Width	170		nsec	
$t_{DW}$	Data Set Up Time to the Trailing Edge of $\overline{\text{WRITE}}$	130		nsec	
$t_{WD}$	Data Hold Time After $\overline{\text{WRITE}}$	0		nsec	
$t_{DKDR4}$	$\overline{\text{RD}}_i$ or $\overline{\text{WR}}_i$ to $\overline{\text{DREQ}}_i$		130	nsec	
$t_{DKDA6}$	$\overline{\text{RD}}_i$ to Valid Data ( $D_0-D_7$ )		200	nsec	$\overline{\text{DACK}}_i$ to $\overline{\text{RD}}_i$ $0 \leq t \leq 50\text{nsec}$



WAVEFORMS



**A.C. TIMING MEASUREMENT POINTS AND LOAD CONDITIONS**



**GPIO TIMINGS<sup>1</sup>**

Symbol	Parameter	Max.	Units	Test Conditions
TEOT13 <sup>2</sup>	$\overline{EOI}\downarrow$ to TR1 $\uparrow$	135	nsec	PPSS, ATN=0.45V
TEOD16	$\overline{EOI}\downarrow$ to $\overline{DIO}$ Valid	155	nsec	PPSS, ATN=0.45V
TEOT12	$\overline{EOI}\uparrow$ to TR1 $\downarrow$	155	nsec	PPSS, ATN=0.45V
TATND4	$\overline{ATN}\downarrow$ to $\overline{NDAC}\downarrow$	155	nsec	TACS, AIDS
TATT14	$\overline{ATN}\downarrow$ to TR1 $\downarrow$	155	nsec	TACS, AIDS
TATT24	$\overline{ATN}\downarrow$ to TR2 $\downarrow$	155	nsec	TACS, AIDS
TDVND3-C	$\overline{DAV}\downarrow$ to $\overline{NDAC}\uparrow$	650	nsec	AH, CACS
TNDDV1	$\overline{NDAC}\uparrow$ to $\overline{DAV}\uparrow$	350	nsec	SH, STRS
TNRDR1	$\overline{NRFD}\uparrow$ to DREQ $\uparrow$	400	nsec	SH
TDVDR3	$\overline{DAV}\downarrow$ to DREQ $\uparrow$	600	nsec	AH, LACS, ATN=2.4V
TDVNR2-C	$\overline{DAV}\uparrow$ to $\overline{NDAC}\downarrow$	350	nsec	AH, LACS
TDVNR1-C	$\overline{DAV}\uparrow$ to $\overline{NRFD}\uparrow$	350	nsec	AH, LACS, rdy=True
TRDNR3	$\overline{RD}\downarrow$ to $\overline{NRFD}\uparrow$	500	nsec	AH, LACS
TWRD15	$\overline{WR}\uparrow$ to $\overline{DIO}$ Valid	280	nsec	SH, TACS, RS=0.4V
TWREO5	$\overline{WR}\uparrow$ to $\overline{EOI}$ Valid	350	nsec	SH, TACS
TWRDV2	$\overline{WR}\uparrow$ to $\overline{DAV}\downarrow$	$830 + t_{\text{SYNC}}$	nsec	High Speed Transfers Enabled, $N_F = f_C, t_{\text{SYNC}} = 1/2f_C$

**NOTES:**

1. All GPIO timings are at the pins of the 8291A.
2. The last number in the symbol for any GPIO timing parameter is chosen according to the transition directions of the reference signals. The following table describes the numbering scheme.

$\uparrow$ to $\uparrow$	1
$\uparrow$ to $\downarrow$	2
$\downarrow$ to $\uparrow$	3
$\downarrow$ to $\downarrow$	4
$\uparrow$ to VALID	5
$\downarrow$ to VALID	6

APPENDIX A

MODIFIED STATE DIAGRAMS

Figure A-1 presents the interface function state diagrams. It is derived from IEEE Std. state diagrams, with the following changes:

A. The 8291A supports the complete set of IEEE-488 interface functions except for the controller. These include: SH1, AH1, T5, TE5, L3, LE3, SR1, RL1, PP1, DC1, DT1, and C0.

B. Addressing modes included in T,L state diagrams.

Note that in Mode 3, MSA, OSA are generated only after secondary address validity check by the micro-processor (APT interrupt).


C. In these modified state diagrams, the IEEE-488-1978 convention of negative (low true) logic is followed. This should not be confused with the Intel pin- and signal-naming convention based on positive logic. Thus, while the state diagrams below carry low true logic, the signals described elsewhere in this data sheet are consistent with Intel notation and are based on positive logic.

Level	Logic	Convention	
		IEEE-488	Intel
0	T	DAV	$\overline{\text{DAV}}$
1	F	$\overline{\text{DAV}}$	DAV
0	T	NDAC	$\overline{\text{NDAC}}$
1	F	$\overline{\text{NDAC}}$	NDAC
0	T	NRFD	$\overline{\text{NRFD}}$
1	F	$\overline{\text{NRFD}}$	NRFD

Consider the condition when the Not-Ready-For-Data signal (pin 37) is active. Intel indicates this active low signal with the symbol  $\overline{\text{NRFD}}$  ( $V_{\text{OUT}} \leq V_{\text{OL}}$  for AH;  $V_{\text{IN}} \leq V_{\text{IL}}$  for SH). The IEEE-488-1978 Standard, in its state diagrams, indicates the active state of this signal (True condition) with NRFD.

D. All remote multiline messages decoded are conditioned by ACDS. The multiplication by ACDS is not drawn to simplify the diagrams.

E. The symbol



indicates:

1. When event X occurs, the function returns to state S.
2. X overrides any other transition condition in the function.

Statement 2 simplifies the diagram, avoiding the explicit use of X to condition all transitions from S to other states.




Figure A-1. 8291A State Diagrams (Continued next page)




Figure A-1. 8291A State Diagrams (Continued next page)




Figure A-1. 8291A State Diagrams

## APPENDIX B

**Table B-1. IEEE 488 Time Values**

Time Value Identifier <sup>1</sup>	Function (Applies to)	Description	Value
T <sub>1</sub>	SH	Settling Time for Multiline Messages	≥ 2μs <sup>2</sup>
t <sub>2</sub>	LC, $\overline{LC}$ , SH, AH, T, L	Response to ATN	≤ 200ns
T <sub>3</sub>	AH	Interface Message Accept Time <sup>3</sup>	> 0 <sup>4</sup>
t <sub>4</sub>	T, TE, L, LE, C, CE	Response to IFC or REN False	< 100μs
t <sub>5</sub>	PP	Response to ATN+EOI	≤ 200ns
T <sub>6</sub>	C	Parallel Poll Execution Time	≥ 2μs
T <sub>7</sub>	C	Controller Delay to Allow Current Talker to see ATN Message	≥ 500 ns
T <sub>8</sub>	C	Length of IFC or REN False	> 100μs
T <sub>9</sub>	C	Delay for EOI <sup>5</sup>	≥ 1.5μs <sup>6</sup>

**NOTES:**

<sup>1</sup>Time values specified by a lower case t indicate the maximum time allowed to make a state transition. Time values specified by an upper case T indicate the minimum time that a function must remain in a state before exiting.

<sup>2</sup>If three-state drivers are used on the  $\overline{DIO}$ ,  $\overline{DAV}$ , and  $\overline{EOI}$  lines, T<sub>1</sub> may be:

1. ≥ 1100 ns.
2. Or ≥ 700 ns if it is known that within the controller ATN is driven by a three-state driver.
3. Or ≥ 500ns for all subsequent bytes following the first sent after each false transition of ATN (the first byte must be sent in accordance with (1) or (2).
4. Or ≥ 350ns for all subsequent bytes following the first sent after each false transition of ATN under conditions specified in Section 5.2.3 and warning note. See IEEE Standard 488.

<sup>3</sup>Time required for interface functions to accept, not necessarily respond to interface messages.

<sup>4</sup>Implementation dependent.

<sup>5</sup>Delay required for  $\overline{EOI}$ ,  $\overline{NDAC}$ , and  $\overline{NRFD}$  signal lines to indicate valid states.

<sup>6</sup>≥ 600 ns for three-state drivers.

### APPENDIX C THE THREE-WIRE HANDSHAKE




Figure C-1. 3-Wire Handshake Timing at 8291A



# 8292 GPIB CONTROLLER

- Complete IEEE Standard 488 Controller Function
  - Interface Clear (IFC) Sending Capability Allows Seizure of Bus Control and/or Initialization of the Bus
  - Responds to Service Requests (SRQ)
  - Sends Remote Enable (REN), Allowing Instruments to Switch to Remote Control
- Complete Implementation of Transfer Control Protocol
  - Synchronous Control Seizure Prevents the Destruction of Any Data Transmission in Progress
  - Connects with the 8291 to Form a Complete IEEE Standard 488 Interface Talker/Listener/Controller

The 8292 GPIB Controller is a microprocessor-controlled chip designed to function with the 8291 GPIB Talker/Listener to implement the full IEEE Standard 488 controller function, including transfer control protocol. The 8292 is a pre-programmed Intel® 8041A.




Figure 1. 8291, 8292 Block Diagram




Figure 2. Pin Configuration




Table 1. Pin Description

Symbol	Pin No.	Type	Name and Function
IFCL	1	I	<b>IFC Received (Latched):</b> The 8292 monitors the IFC Line (when not system controller) through this pin.
X <sub>1</sub> , X <sub>2</sub>	2, 3	I	<b>Crystal Inputs:</b> Inputs for a crystal, LC or an external timing signal to determine the internal oscillator frequency.
RESET	4	I	<b>Reset:</b> Used to initialize the chip to a known state during power on.
CS	6	I	<b>Chip Select Input:</b> Used to select the 8292 from other devices on the common data bus.
RD	8	I	<b>Read Enable:</b> Allows the master CPU to read from the 8292.
A <sub>0</sub>	9	I	<b>Address Line:</b> Used to select between the data bus and the status register during read operations and to distinguish between data and commands written into the 8292 during write operations.
WR	10	I	<b>Write Enable:</b> Allows the master CPU to write to the 8292.
SYNC	11	O	<b>Sync:</b> 8041A instruction cycle synchronization signal; it is an output clock with a frequency of XTAL ÷ 15.
D <sub>0</sub> -D <sub>7</sub>	12-19	I/O	<b>Data:</b> 8 bidirectional lines used for communication between the central processor and the 8292's data bus buffers and status register.
V <sub>SS</sub>	7, 20	P.S.	<b>Ground:</b> Circuit ground potential.
SRQ	21	I	<b>Service Request:</b> One of the IEEE control lines. Sampled by the 8292 when it is controller in charge. If true, SPI interrupt to the master will be generated.
ATNI	22	I	<b>Attention In:</b> Used by the 8292 to monitor the GPIB ATN control line. It is used during the transfer control procedure.
IFC	23	I/O	<b>Interface Clear:</b> One of the GPIB management lines, as defined by IEEE Std. 488-1978, places all devices in a known quiescent state.
SYC	24	I	<b>System Controller:</b> Monitors the system controller switch.
CLTH	27	O	<b>Clear Latch:</b> Used to clear the IFCR latch after being recognized by the 8292. Usually low (except after hardware Reset), it will be pulsed high when IFCR is recognized by the 8292.
ATNO	29	O	<b>Attention Out:</b> Controls the ATN control line of the bus through external logic for tcs and tca procedures. (ATN is a GPIB control line, as defined by IEEE Std. 488-1978.)

Symbol	Pin No.	Type	Name and Function
V <sub>CC</sub>	5, 26, 40	P.S.	<b>Voltage:</b> +5V supply input ±10%.
COUNT	39	I	<b>Event Count:</b> When enabled by the proper command the internal counter will count external events through this pin. High to low transition will increment the internal counter by one. The pin is sampled once per three internal instruction cycles (7.5μsec sample period when using 5 MHz XTAL). It can be used for byte counting when connected to NDAC, or for block counting when connected to the EOI.
REN	38	O	<b>Remote Enable:</b> The Remote Enable bus signal selects remote or local control of the device on the bus. A GPIB bus management line, as defined by IEEE Std. 488-1978.
DAV	37	I/O	<b>Data Valid:</b> Used during parallel poll to force the 8291 to accept the parallel poll status bits. It is also used during the tcs procedure.
IBFI	36	O	<b>Input Buffer Not Full:</b> Used to interrupt the central processor while the input buffer of the 8292 is empty. This feature is enabled and disabled by the interrupt mask register.
OBF1	35	O	<b>Output Buffer Full:</b> Used as an interrupt to the central processor while the output buffer of the 8292 is full. The feature can be enabled and disabled by the interrupt mask register.
EO12	34	I/O	<b>End Or Identify:</b> One of the GPIB management lines, as defined by IEEE Std. 488-1978. Used with ATN as Identify Message during parallel poll.
SPI	33	O	<b>Special Interrupt:</b> Used as an interrupt on events not initiated by the central processor.
TCI	32	O	<b>Task Complete Interrupt:</b> Interrupt to the control processor used to indicate that the task requested was completed by the 8292 and the information requested is ready in the data bus buffer.
CIC	31	O	<b>Controller In Charge:</b> Controls the S/R input of the SRQ bus transceiver. It can also be used to indicate that the 8292 is in charge of the GPIB bus.

**FUNCTIONAL DESCRIPTION**

The 8292 is an Intel 8041A which has been programmed as a GPIB Controller interface element. It is used with the 8291 GPIB Talker/Listener and two 8293 GPIB Transceivers to form a complete IEEE-488 Bus Interface for a microprocessor. The electrical interface is performed by the transceivers, data transfer is done by the talker/listener, and control of the bus is done by the 8292. Figure 3 is a typical controller interface using Intel's GPIB peripherals.



**Figure 3. Talker/Listener/Controller Configuration**

The internal RAM in the 8041A is used as a special purpose register bank for the 8292. Most of these registers (except for the interrupt flag) can be accessed through commands to the 8292. Table 2 identifies the registers used by the 8292 and how they are accessed.

**Interrupt Status Register**

SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF
D <sub>7</sub>				D <sub>0</sub>			

The 8292 can be configured to interrupt the microprocessor on one of several conditions. Upon receipt of the interrupt the microprocessor must read the 8292 interrupt status register to determine which event caused the interrupt, and then the appropriate subroutine can be performed. The interrupt status register is read with A<sub>0</sub> high. With the exception of OBF and IBF, these interrupts are enabled or disabled by the SPI interrupt mask. OBF and IBF have their own bits in the interrupt mask (OBF1 and IBF1).

**OBF** Output Buffer Full. A byte is waiting to be read by the microprocessor. This flag is cleared when the output data bus buffer is read.

**IBF** Input Buffer Full. The byte previously written by the microprocessor has not been read yet by the 8292. If another byte is written to the 8292 before this flag clears, data will be lost. IBF is cleared when the 8292 reads the data byte.

**IFCR** Interface Clear Received. The GPIB system controller has set IFC. The 8292 has become idle and is no longer in charge of the bus. The flag is cleared when the IACK command is issued.

**EV** Event Counter Interrupt. The requested number of blocks or data bytes has been transferred. The EV interrupt flag is cleared by the IACK command.

**SRQ** Service Request. Notifies the 8292 that a service request (SRQ) message has been received. It is cleared by the IACK command.

**ERR** Error occurred. The type of error can be determined by reading the error status register. This interrupt flag is cleared by the IACK command.

**SYC** System Controller Switch Change. Notifies the processor that the state of the system controller switch has changed. The actual state is contained in the GPIB Status Register. This flag is cleared by the IACK command.

**Table 2. 8292 Registers**

READ FROM 8292								WRITE TO 8292							
INTERRUPT STATUS								INTERRUPT MASK							
SYC	ERR	SRQ	EV	X	IFCR	IBF	OBF	1	SPI	TCI	SYC	OBF1	IBF1	0	SRQ
D <sub>7</sub>				D <sub>0</sub>				D <sub>7</sub>				D <sub>0</sub>			
ERROR FLAG								ERROR MASK							
X	X	USER	X	X	TOUT <sub>3</sub>	TOUT <sub>2</sub>	TOUT <sub>1</sub>	0	0	USER	0	0	TOUT <sub>3</sub>	TOUT <sub>2</sub>	TOUT <sub>1</sub>
CONTROLLER STATUS								COMMAND FIELD							
CSBS	CA	X	X	SYCS	IFC	REN	SRQ	1	1	1	OP	C	C	C	C
GPIB (BUS) STATUS								EVENT COUNTER							
REN	DAV	EOI	X	SYC	IFC	ANTI	SRQ	D	D	D	D	D	D	D	D
EVENT COUNTER STATUS								TIME OUT							
D	D	D	D	D	D	D	D	D	D	D	D	D	D	D	D
TIME OUT STATUS															
D	D	D	D	D	D	D	D								

Note: These registers are accessed by a special utility command, see page 6.

**Interrupt Mask Register**

1	SPI	TCI	SYC	OBFI	$\overline{\text{IBFI}}$	0	SRQ
D <sub>7</sub>				D <sub>0</sub>			

The Interrupt Mask Register is used to enable features and to mask the SPI and TCI interrupts. The flags in the Interrupt Status Register will be active even when masked out. The Interrupt Mask Register is written when A<sub>0</sub> is low and reset by the RINM command. When the register is read, D<sub>1</sub> and D<sub>7</sub> are undefined. An interrupt is enabled by setting the corresponding register bit.

**SRQ** Enable interrupts on SRQ received.

**$\overline{\text{IBFI}}$**  Enable interrupts on input buffer empty.

**OBFI** Enable interrupts on output buffer full.

**SYC** Enable interrupts on a change in the system controller switch.

**TCI** Enable interrupts on the task completed.

**SPI** Enable interrupts on special events.

NOTE: The event counter is enabled by the GSEC command, the error interrupt is enabled by the error mask register, and IFC cannot be masked (it will always cause an interrupt).

**Controller Status Register**

CSBS	CA	X	X	SYCS	IFC	REN	SRQ
D <sub>7</sub>				D <sub>0</sub>			

The Controller Status Register is used to determine the status of the controller function. This register is accessed by the RCST command.

**SRQ** Service Request line active (CSRS).

**REN** Sending Remote Enable.

**IFC** Sending or receiving interface clear.

**SYCS** System Controller Switch Status (SACS).

**CA** Controller Active (CACS + CAWS + CSWS).

**CSBS** Controller Stand-by State (CSBS, CA) = (0,0) — Controller Idle

**GPIB Bus Status Register**

REN	DAV	EOI	X	SYC	IFC	ATNI	SRQ
D <sub>7</sub>				D <sub>0</sub>			

This register contains GPIB bus status information. It can be used by the microprocessor to monitor and manage the bus. The GPIB Bus Register can be read using the RBST command.

Each of these status bits reflect the current status of the corresponding pin on the 8292.

**SRQ** Service Request

**ATNI** Attention In

**IFC** Interface Clear

**SYC** System Controller Switch

**EOI** End or Identify

**DAV** Data Valid

**REN** Remote Enable

**Event Counter Register**

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

The Event Counter Register contains the initial value for the event counter. The counter can count pulses on pin 39 of the 8292 (COUNT). It can be connected to EOI or NDAC to count blocks or bytes respectively during standby state. A count of zero equals 256. This register cannot be read, and is written using the WEVC command.

**Event Counter Status Register**

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

This register contains the current value in the event counter. The event counter counts back from the initial value stored in the Event Counter Register to zero and then generates an Event Counter Interrupt. This register cannot be written and can be read using a REVC command.

**Time Out Register**

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

The Time Out Register is used to store the time used for the time out error function. See the individual timeouts (TOUT<sub>1</sub>, 2, 3) to determine the units of this counter. This Time Out Register cannot be read, and it is written with the WTOUT command.

**Time Out Status Register**

D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------

This register contains the current value in the time out counter. The time out counter decrements from the original value stored in the Time Out Register. When zero is reached, the appropriate error interrupt is generated. If the register is read while none of the time out functions are active, the register will contain the last value reached the last time a function was active. The Time Out Status Register cannot be written, and it is read with the RTOUT command.

**Error Flag Register**

X	X	USER	X	X	TOUT <sub>3</sub>	TOUT <sub>2</sub>	TOUT <sub>1</sub>
D <sub>7</sub>				D <sub>0</sub>			

Four errors are flagged by the 8292 with a bit in the Error Flag Register. Each of these errors can be masked by the Error Mask Register. The Error Flag Register cannot be written, and it is read by the IACK command when the error flag in the Interrupt Status Register is set.

**TOUT1** Time Out Error 1 occurs when the current controller has not stopped sending ATN after receiving the TCT message for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800 t<sub>CY</sub>. After flagging the error, the 8292 will remain in a loop trying to take control until the current controller stops sending ATN or a new command is written by the microprocessor. If a new command is written, the 8292 will return to the loop after executing it.

**TOUT2** Time Out Error 2 occurs when the transmission between the addressed talker and listener has not started for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 45  $t_{CY}$ . This feature is only enabled when the controller is in the CSBS state.

**TOUT3** Time Out Error 3 occurs when the handshake signals are stuck and the 8292 is not succeeding in taking control synchronously for the time period specified by the Time Out Register. Each count in the Time Out Register is at least 1800  $t_{CY}$ . The 8292 will continue checking  $\overline{ATNI}$  until it becomes true or a new command is received. After performing the new command, the 8292 will return to the  $\overline{ATNI}$  checking loop.

**USER** User error occurs when request to assert IFC or REN was received and the 8292 was not the system controller.

**Error Mask Register**

0	0	USER	0	0	TOUT <sub>3</sub>	TOUT <sub>2</sub>	TOUT <sub>1</sub>
D <sub>7</sub>							D <sub>0</sub>

The Error Mask Register is used to mask the interrupt from a particular type of error. Each type of error interrupt is enabled by setting the corresponding bit in the Error Mask Register. This register can be read with the RERM command and written with A<sub>0</sub> low.

**Command Register**

1	1	1	OP	C	C	C	C
D <sub>7</sub>							D <sub>0</sub>

Commands are performed by the 8292 whenever a byte is written with A<sub>0</sub> high. There are two categories of commands distinguished by the OP bit (bit 4). The first category is the operation command (OP=1). These commands initiate some action on the interface bus. The second category is the utility commands (OP=0). These commands are used to aid the communication between the processor and the 8292.

**OPERATION COMMANDS**

Operation commands initiate some action on the GPIB interface bus. It is using these commands that the control functions such as polling, taking and passing control, and system controller functions are performed.

**F0 — SPCNI — Stop Counter Interrupts**

This command disables the internal counter interrupt so that the 8292 will stop interrupting the master on event counter underflows. However, the counter will continue counting and its contents can still be used.

**F1 — GIDL — Go To Idle**

This command is used during the transfer of control

procedure while transferring control to another controller. The 8292 will respond to this command only if it is in the active state.  $\overline{ATNO}$  will go high, and  $\overline{CIC}$  will be high so that this 8292 will no longer be driving the ATN line on the GPIB interface bus. TCI will be set upon completion.

**F2 — RST — Reset**

This command has the same effect as asserting the external reset on the 8292. For details, refer to the reset procedure described later.

**F3 — RSTI — Reset Interrupts**

This command resets any pending interrupts and clears the error flags. The 8292 will not return to any loop it was in (such as from the time out interrupts).

**F4 — GSEC — Go To Standby, Enable Counting**

The function causes  $\overline{ATNO}$  to go high and the counter will be enabled. If the 8292 was not the active controller, this command will exit immediately. If the 8292 is the active controller, the counter will be loaded with the value stored in the Event Counter Register, and the internal interrupt will be enabled so that when the counter reaches zero, the SPI interrupt will be generated. SPI will be generated every 256 counts thereafter until the controller exits the standby state or the SPCNI command is written. An initial count of 256 (zero in the Event Counter Register) will be used if the WEVC command is not executed. If the data transmission does not start, a TOUT2 error will be generated.

**F5 — EXPP — Execute Parallel Poll**

This command initiates a parallel poll by asserting EOI when ATN is already active. TCI will be set at the end of the command. The 8291 should be previously configured as a listener. Upon detection of DAV true, the 8291 enters ACDS and latches the parallel poll response (PPR) byte into its data in register. The master will be interrupted by the 8291 BI interrupt when the PPR byte is available. No interrupts except the  $\overline{IBFI}$  will be generated by the 8292. The 8292 will respond to this command only when it is the active controller.

**F6 — GTSB — Go To Standby**

If the 8292 is the active controller,  $\overline{ATNO}$  will go high then TCI will be generated. If the data transmission does not start, a TOUT2 error will be generated.

**F7 — SLOC — Set Local Mode**

If the 8292 is the system controller, then REN will be asserted false and TCI will be set true. If it is not the system controller, the User Error bit will be set in the Error Flag Register.

**F8 — SREM — Set Interface To Remote Control**

This command will set REN true and TCI true if this 8292 is the system controller. If not, the User Error bit will be set in the Error Flag Register.

**F9 — ABORT — Abort All Operation, Clear Interface**

This command will cause IFC to be asserted true for at least 100  $\mu$ sec if this 8292 is the system controller. If it is in CIDS, it will take control over the bus (see the TCNTR command).

**FA — TCNTR — Take Control**

The transfer of control procedure is coordinated by the master with the 8291 and 8292. When the master receives a TCT message from the 8291, it should issue the TCNTR command to the 8292. The following events occur to take control:

1. The 8292 checks to see if it is in CIDS, and if not, it exits.
2. Then  $\overline{ATN}$  is checked until it becomes high. If the current controller does not release ATN for the time specified by the Time Out Register, then a TOUT1 error is generated. The 8292 will return to this loop after an error or any command except the RST and RSTI commands.
3. After the current controller releases ATN, the 8292 will assert  $\overline{ATNO}$  and  $\overline{CIC}$  low.
4. Finally, the TCI interrupt is generated to inform the master that it is in control of the bus.

**FC — TCASY — Take Control Asynchronously**

TCAS transfers the 8292 from CSBS to CACS independent of the handshake lines. If a bus hangup is detected (by an error flag), this command will force the 8292 to take control (asserting ATN) even if the AH function is not in ANRS (Acceptor Not Ready State). This command should be used very carefully since it may cause the loss of a data byte. Normally, control should be taken synchronously. After checking the controller function for being in the CSBS (else it will exit immediately),  $\overline{ATNO}$  will go low, and a TCI interrupt will be generated.

**FD — TCSY — Take Control Synchronously**

There are two different procedures used to transfer the 8292 from CSBS to CACS depending on the state of the 8291 in the system. If the 8291 is in "continuous AH cycling" mode (Aux. Reg. A0=A1=1), then the following procedure should be followed:

1. The master microprocessor stops the continuous AH cycling mode in the 8291;
2. The master reads the 8291 Interrupt Status 1 Register;
3. If the END bit is set, the master sends the TCSY command to the 8292;
4. If the END bit was not set, the master reads the 8291 Data In Register and then waits for another BI interrupt from the 8291. When it occurs, the master sends the 8292 the TCSY command.

If the 8291 is not in AH cycling mode, then the master just waits for a BI interrupt and then sends the TCSY command. After the TCSY command has been issued, the 8292 checks for  $\overline{CSBS}$ . If  $\overline{CSBS}$ , then it exits the routine. Otherwise, it then checks the DAV bit in the GPIB status. When DAV becomes false, the 8292 will

wait for at least 1.5  $\mu$ sec. (T10) and then  $\overline{ATNO}$  will go low. If DAV does not go low, a TOUT3 error will be generated. If the 8292 successfully takes control, it sets TCI true.

**FE — STCNI — Start Counter Interrupts**

This command enables the internal counter interrupt. The counter is enabled by the GSEC command.

**UTILITY COMMANDS**

All these commands are either Read or Write to registers in the 8292. Note that writing to the Error Mask Register and the Interrupt Mask Register are done directly.

**E1 — WTOUT — Write To Time Out Register**

The byte written to the data bus buffer (with A<sub>0</sub>=0) following this command will determine the time used for the time out function. Since this function is implemented in software, this will not be an accurate time measurement. This feature is enable or disable by the Error Mask Register. No interrupts except for the  $\overline{IBFI}$  will be generated upon completion.

**E2 — WEVC — Write To Event Counter**

The byte written to the data bus buffer (with A<sub>0</sub>=0) following this command will be loaded into the Event Counter Register and the Event Counter Status for byte counting or EOI counting. Only  $\overline{IBFI}$  will indicate completion of this command.

**E3 — REVC — Read Event Counter Status**

This command transfers the contents of the Event Counter into the data bus buffer. A TCI is generated when the data is available in the data bus buffer.

**E4 — RERF — Read Error Flag Register**

This command transfers the contents of the Error Flag Register into the data bus buffer. A TCI is generated when the data is available.

**E5 — RINM — Read Interrupt Mask Register**

This command transfers the contents of the Interrupt Mask Register into the data bus buffer. This register is available to the processor so that it does not need to store this information elsewhere. A TCI is generated when the data is available in the data bus buffer.

**E6 — RCST — Read Controller Status Register**

This command transfers the contents of the Controller Status Register into the data bus buffer and a TCI interrupt is generated.

**E7 — RBST — Read GPIB Bus Status Register**

This command transfers the contents of the GPIB Bus Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

**E9 — RTOU — Read Time Out Status Register**

This command transfers the contents of the Time Out Status Register into the data bus buffer, and a TCI interrupt is generated when the data is available.

**EA — RERM — Read Error Mask Register**

This command transfers the contents of the Error Mask Register to the data bus buffer so that the processor does not need to store this information elsewhere. A TCI interrupt is generated when the data is available.

**Interrupt Acknowledge**

SYC	ERR	SRQ	EV	1	IFCR	1	1
D <sub>7</sub>				D <sub>0</sub>			

Each named bit in an Interrupt Acknowledge (IACK) corresponds to a flag in the Interrupt Status Register. When the 8292 receives this command, it will clear the SPI and the corresponding bits in the Interrupt Status Register. If not all the bits were cleared, then the SPI will be set true again. If the error flag is not acknowledged by the IACK command, then the Error Flag Register will be transferred to the data bus buffer, and a TCI will be generated.

NOTE: XXXX1X11 is an undefined operation or utility command, so no conflict exists between the IACK operation and utility commands.

**SYSTEM OPERATION****8292 To Master Processor Interface**

Communication between the 8292 and the Master Processor can be either interrupt based communication or based upon polling the interrupt status register in predetermined intervals.

**Interrupt Based Communication**

Four different interrupts are available from the 8292:

**OBF<sub>I</sub>** Output Buffer Full Interrupt

**IBF<sub>I</sub>** Input Buffer Not Full Interrupt

**TCI** Task Completed Interrupt

**SPI** Special Interrupt

Each of the interrupts is enabled or disabled by a bit in the interrupt mask register. Since OBF<sub>I</sub> and IBF<sub>I</sub> are directly connected to the OBF and IBF flags, the master can write a new command to the input data bus buffer as soon as the previous command has been read.

The TCI interrupt is useful when the master is sending commands to the 8292. The pending TCI will be cleared with each new command written to the 8292. Commands sent to the 8292 can be divided into two major groups:

1. Commands that require response back from the 8292 to the master, e.g., reading register.
2. Commands that initiate some action or enable features but do not require response back from the 8292, e.g., enable data bus buffer interrupts.

With the first group, the TCI interrupt will be used to indicate that the required response is ready in the data bus buffer and the master may continue and read it. With the second group, the interrupt will be used to indicate completion of the required task, so that the master may send new commands.

The SPI should be used when immediate information or special events is required (see the Interrupt Status Register).

**“Polling Status” Based Communication**

When interrupt based communication is not desired, all interrupts can be masked by the interrupt mask register. The communication with the 8292 is based upon sequential poll of the interrupt status register. By testing the OBF and IBF flags, the data bus buffer status is determined while special events are determined by testing the other bits.

**Receiving IFC**

The IFC pulse defined by the IEEE-488 standard is at least 100  $\mu$ sec. In this time, all operation on the bus should be aborted. Most important, the current controller (the one that is in charge at that time) should stop sending ATN or EOI. Thus, IFC must externally gate C<sub>IC</sub> (controller in charge) and  $\overline{ATN}$  to ensure that this occurs.

**Reset and Power Up Procedure**

After the 8292 has been reset either by the external reset pin, the device being powered on, or a RST command, the following sequential events will take place:

1. All outputs to the GPIB interface will go high ( $\overline{SRQ}$ ,  $\overline{ATN}$ ,  $\overline{IFC}$ ,  $\overline{CLTH}$ ,  $\overline{ATNO}$ ,  $\overline{CIC}$ ,  $\overline{TCI}$ ,  $\overline{SPI}$ ,  $\overline{EOI}$ ,  $\overline{OBF}$ ,  $\overline{IBF}$ ,  $\overline{DAV}$ ,  $\overline{REV}$ ).
2. The four interrupt outputs (TCI, SPI, OBF<sub>I</sub>, IBF<sub>I</sub>) and CLTH output will go low.
3. The following registers will be cleared:  
 Interrupt Status  
 Interrupt Mask  
 Error Flag  
 Error Mask  
 Time Out  
 Event Counter (= 256), Counter is disabled.
4. If the 8292 is the system controller, an ABORT command will be executed, the 8292 will become the controller in charge, and it will enter the CACS state.  
 If it is not the system controller, it will remain in CIDS.

**System Configuration**

The 8291 and 8292 must be interfaced to an IEEE-488 bus meeting a variety of specifications including drive capability and loading characteristics. To interface the 8291 and the 8292 without the 8293's, several external gates are required, using a configuration similar to that used in Figure 5.





Figure 4. 8291 and 8292 System Configuration



\* = GPIB BUS TRANSCIEVER  
 † = SEE 8041A DATA SHEET FOR ALTERNATE CRYSTAL CONFIGURATIONS  
 †† = CAN CONNECT TO SYSTEM RESET SWITCH, SEE 8041A DATA SHEET

Figure 5. 8291, 8292, and 8293 System Configuration



**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias ..... 0°C to 70°C  
 Storage Temperature ..... -65°C to +150°C  
 Voltage on Any Pin With Respect  
     to Ground ..... 0.5V to +7V  
 Power Dissipation ..... 1.5 Watt

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$ ; 8292,  $V_{CC} = \pm 5\text{V} \pm 10\%$ )

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$V_{IL1}$	Input Low Voltage (All Except $X_1, X_2, \overline{\text{RESET}}$ )	-0.5	0.8	V	
$V_{IL2}$	Input Low Voltage ( $X_1, X_2, \overline{\text{RESET}}$ )	-0.5	0.6	V	
$V_{IH1}$	Input High Voltage (All Except $X_1, X_2, \overline{\text{RESET}}$ )	2.2	$V_{CC}$	V	
$V_{IH2}$	Input High Voltage ( $X_1, X_2, \overline{\text{RESET}}$ )	3.8	$V_{CC}$	V	
$V_{OL1}$	Output Low Voltage ( $D_0$ - $D_7$ )		0.45	V	$I_{OL} = 2.0 \text{ mA}$
$V_{OL2}$	Output Low Voltage (All Other Outputs)		0.45	V	$I_{OL} = 1.6 \text{ mA}$
$V_{OH1}$	Output High Voltage ( $D_0$ - $D_7$ )	2.4		V	$I_{OH} = -400 \mu\text{A}$
$V_{OH2}$	Output High Voltage (All Other Outputs)	2.4		V	$I_{OH} = -50 \mu\text{A}$
$I_{IL}$	Input Leakage Current (COUNT, $\overline{\text{IFCL}}$ , $\overline{\text{RD}}$ , $\overline{\text{WR}}$ , $\overline{\text{CS}}$ , $A_0$ )		$\pm 10$	$\mu\text{A}$	$V_{SS} \leq V_{IN} \leq V_{CC}$
$I_{OZ}$	Output Leakage Current ( $D_0$ - $D_7$ , High Z State)		$\pm 10$	$\mu\text{A}$	$V_{SS} + 0.45 \leq V_{IN} \leq V_{CC}$
$I_{LI1}$	Low Input Load Current (Pins 21-24, 27-38)		0.5	mA	$V_{IL} = 0.8\text{V}$
$I_{LI2}$	Low Input Load Current ( $\overline{\text{RESET}}$ )		0.2	mA	$V_{IL} = 0.8\text{V}$
$I_{CC}$	Total Supply Current		125	mA	Typical = 65 mA
$I_{IH}$	Input High Leakage Current (Pins 21-24, 27-38)		100	$\mu\text{A}$	$V_{IN} = V_{CC}$
$C_{IN}$	Input Capacitance		10	pF	
$C_{I/O}$	I/O Capacitance		20	pF	

**A.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{SS} = 0\text{V}$ ; 8292,  $V_{CC} = +5\text{V} \pm 10\%$ )

**DBB READ**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AR}$	$\overline{\text{CS}}$ , $A_0$ Setup to $\overline{\text{RD}}\downarrow$	0		ns	
$t_{RA}$	$\overline{\text{CS}}$ , $A_0$ Hold After $\overline{\text{RD}}\uparrow$	0		ns	
$t_{RR}$	$\overline{\text{RD}}$ Pulse Width	250		ns	
$t_{AD}$	$\overline{\text{CS}}$ , $A_0$ to Data Out Delay		225	ns	$C_L = 150 \text{ pF}$
$t_{RD}$	$\overline{\text{RD}}\downarrow$ to Data Out Delay		225	ns	$C_L = 150 \text{ pF}$
$t_{DF}$	$\overline{\text{RD}}\uparrow$ to Data Float Delay		100	ns	
$t_{CY}$	Cycle Time	2.5	15	$\mu\text{s}$	

**DBB WRITE**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AW}$	$\text{CS}$ , $A_0$ Setup to $\text{WR}\downarrow$	0		ns	
$t_{WA}$	$\text{CS}$ , $A_0$ Hold After $\text{WR}\uparrow$	0		ns	
$t_{WW}$	$\text{WR}$ Pulse Width	250		ns	
$t_{DW}$	Data Setup to $\text{WR}\uparrow$	150		ns	
$t_{WD}$	Data Hold After $\text{WR}\downarrow$	0		ns	


**COMMAND TIMINGS**<sup>[1,3]</sup>

Code	Name	Execution Time	t <sub>BF1</sub>	t <sub>CI</sub> <sup>[2]</sup>	SPI	ATNO	CIC	IFC	REN	EOI	DAV	Comments
E1	WTOUT	63	24									
E2	WEVC	63	24									
E3	REVC	71	24	51								
E4	RERF	67	24	47								
E5	RINM	69	24	49								
E6	RCST	97	24	77								
E7	RBST	92	24	72								
E8												
E9	RTOUT	69	24	49								
EA	RERM	69	24	49								
F0	SPCNI	53	24									Count Stops After 39
F1	GIOL	88	24	70		↑61	↑61					
F2	RST	94	24		↓52							Not System Controller
F2	RST	214	24	192	↓52	↑179	↑174	↑101				System Controller
F3	RSTI	61	24									
F4	GSEC	125	24	107		↑98						
F5	EXPP	75	24						↓53 ↓59	↓55 ↓57		
F6	GTSB	118	24	100		↑91						
F7	SLOC	73	24	55				↑46				
F8	SREM	91	24	73				↑64				
F9	ABORT	155	24	133		↑120	↑115	↑42				
FA	TCNTR	108	24	86		↑71	↑68					
FC	TCAS	92	24	67		↓55						
FD	TCSY	115	24	91		↑80						
FE	STCNI	59	24									Starts Count After 43
PIN	RESET	29	—	↑7	↑7							Not System Controller
X	IACK	116	—		↑73 ↑98							If Interrupt Pending


Notes:

1. All times are multiples of t<sub>CY</sub> from the 8041A command interrupt.
2. t<sub>CI</sub> clears after 7 t<sub>CY</sub> on all commands.
3. ↑ indicates a level transition from low to high, ↓ indicates a high to low transition.

**A.C. TESTING INPUT, OUTPUT WAVEFORM**




**A.C. TESTING LOAD CIRCUIT**




**CLOCK DRIVER CIRCUITS**

**CRYSTAL OSCILLATOR MODE**



CRYSTAL SERIES RESISTANCE SHOULD BE <math>< 75\Omega</math> AT 6 MHz; <math>< 180\Omega</math> AT 3.6 MHz.


**DRIVING FROM EXTERNAL SOURCE**



BOTH XTAL1 AND XTAL2 SHOULD BE DRIVEN. RESISTORS TO  $V_{CC}$  ARE NEEDED TO ENSURE  $V_{IH} = 3.8V$  IF TTL CIRCUITRY IS USED.

**LC OSCILLATOR MODE**

L	C	NOMINAL f
45 $\mu$ H	20 pF	5.2 MHz
120 $\mu$ H	20 pF	3.2 MHz



$$f = \frac{1}{2\pi\sqrt{LC}}$$


$$C' = \frac{C + 3C_{PP}}{2}$$

$C_{PP} = 5 - 10 \text{ pF}$  PIN-TO-PIN CAPACITANCE


EACH C SHOULD BE APPROXIMATELY 20 pF, INCLUDING STRAY CAPACITANCE.

**WAVEFORMS**

**READ OPERATION—DATA BUS BUFFER REGISTER**



**WRITE OPERATION — DATA BUS BUFFER REGISTER**



**APPENDIX**

The following tables and state diagrams were taken from the IEEE Standard Digital Interface for Program-

mable Instrumentation, IEEE Std. 488-1978. This document is the official standard for the GPIB bus and can be purchased from IEEE, 345 East 47th St., New York, NY 10017.

**C MNEMONICS**

Messages	Interface States
pon = power on	CIDS = controller idle state
rsc = request system control	CADS = controller addressed state
rpp = request parallel poll	CTRS = controller transfer state
gts = go to standby	CACS = controller active state
tca = take control asynchronously	CPWS = controller parallel poll wait state
tcs = take control synchronously	CPPS = controller parallel poll state
sic = send interface clear	CSBS = controller standby state
sre = send remote enable	CSHS = controller standby hold state
IFC = interface clear	CAWS = controller active wait state
ATN = attention	CSWS = controller synchronous wait state
TCT = take control	CSRS = controller service requested state
	CSNS = controller service not requested state
	SNAS = system control not active state
	SACS = system control active state
	SRIS = system control remote enable idle state
	SRNS = system control remote enable not active state
	SRAS = system control remote enable active state
	SIIS = system control interface clear idle state
	SINS = system control interface clear not active state
	SIAS = system control interface clear active state
	(ACDS) = accept data state (AH function)
	(ANRS) = acceptor not ready state (AH function)
	(SDYS) = source delay state (SH function)
	(STRS) = source transfer state (SH function)
	(TADS) = talker addressed state (T function)




Figure A.1. C State Diagram

REMOTE MESSAGE CODING

Mnemonic	Message Name	T Y P E	C L A S S	Bus Signal Line(s) and Coding That Asserts the True Value of the Message													
				D I O 8	7	6	5	4	3	2	D I O 1	NN DRD AFA VDC	A T N	E S T O R Q	R E F E R E N C E		
ACG	Addressed Command Group	M	AC	Y	0	0	0	X	X	X	X	XXX	1	X	X	X	X
ATN	Attention	U	UC	X	X	X	X	X	X	X	X	XXX	1	X	X	X	X
DAB	Data Byte	M	DD	D	D	D	D	D	D	D	D	XXX	0	X	X	X	X
				8	7	6	5	4	3	2	1						
DAC	Data Accepted	U	HS	X	X	X	X	X	X	X	X	XX0	X	X	X	X	X
DAV	Data Valid	U	HS	X	X	X	X	X	X	X	X	1XX	X	X	X	X	X
DCL	Device Clear	M	UC	Y	0	0	1	0	1	0	0	XXX	1	X	X	X	X
END	End	U	ST	X	X	X	X	X	X	X	X	XXX	0	1	X	X	X
EOS	End of String	M	DD	E	E	E	E	E	E	E	E	XXX	0	X	X	X	X
				8	7	6	5	4	3	2	1						
GET	Group Execute Trigger	M	AC	Y	0	0	0	1	0	0	0	XXX	1	X	X	X	X
GTL	Go to Local	M	AC	Y	0	0	0	0	0	0	1	XXX	1	X	X	X	X
IDY	Identify	U	UC	X	X	X	X	X	X	X	X	XXX	X	1	X	X	X
IFC	Interface Clear	U	UC	X	X	X	X	X	X	X	X	XXX	X	X	X	1	X
LAG	Listen Address Group	M	AD	Y	0	1	X	X	X	X	X	XXX	1	X	X	X	X
LLO	Local Lock Out	M	UC	Y	0	0	1	0	0	0	1	XXX	1	X	X	X	X
MLA	My Listen Address	M	AD	Y	0	1	L	L	L	L	L	XXX	1	X	X	X	X
							5	4	3	2	1						
MTA	My Talk Address	M	AD	Y	1	0	T	T	T	T	T	XXX	1	X	X	X	X
							5	4	3	2	1						
MSA	My Secondary Address	M	SE	Y	1	1	S	S	S	S	S	XXX	1	X	X	X	X
							5	4	3	2	1						
NUL	Null Byte	M	DD	0	0	0	0	0	0	0	0	XXX	X	X	X	X	X
OSA	Other Secondary Address	M	SE									(OSA = SCG ^ MSA)					
OTA	Other Talk Address	M	AD									(OTA = TAG ^ MTA)					
PCG	Primary Command Group	M	—									(PCG = ACG v UCG v LAG v TAG)					
PPC	Parallel Poll Configure	M	AC	Y	0	0	0	0	1	0	1	XXX	1	X	X	X	X
PPE	Parallel Poll Enable	M	SE	Y	1	1	0	S	P	P	P	XXX	1	X	X	X	X
												3					
PPD	Parallel Poll Disable	M	SE	Y	1	1	1	D	D	D	D	XXX	1	X	X	X	X
												4					
PPR1	Parallel Poll Response 1	U	ST	X	X	X	X	X	X	X	1	XXX	1	1	X	X	X
PPR2	Parallel Poll Response 2	U	ST	X	X	X	X	X	X	1	X	XXX	1	1	X	X	X
PPR3	Parallel Poll Response 3	U	ST	X	X	X	X	1	X	X	X	XXX	1	1	X	X	X
PPR4	Parallel Poll Response 4	U	ST	X	X	X	X	1	X	X	X	XXX	1	1	X	X	X
PPR5	Parallel Poll Response 5	U	ST	X	X	X	1	X	X	X	X	XXX	1	1	X	X	X
PPR6	Parallel Poll Response 6	U	ST	X	1	X	X	X	X	X	X	XXX	1	1	X	X	X
PPR7	Parallel Poll Response 7	U	ST	X	1	X	X	X	X	X	X	XXX	1	1	X	X	X
PPR8	Parallel Poll Response 8	U	ST	1	X	X	X	X	X	X	X	XXX	1	1	X	X	X
PPU	Parallel Poll Unconfigure	M	UC	Y	0	0	1	0	1	0	1	XXX	1	X	X	X	X
REN	Remote Enable	U	UC	X	X	X	X	X	X	X	X	XXX	X	X	X	X	1
RFD	Ready for Data	U	HS	X	X	X	X	X	X	X	X	X0X	X	X	X	X	X
RQS	Request Service	U	ST	X	1	X	X	X	X	X	X	XXX	0	X	X	X	X
SCG	Secondary Command Group	M	SE	Y	1	1	X	X	X	X	X	XXX	1	X	X	X	X
SDC	Selected Device Clear	M	AC	Y	0	0	0	0	1	0	0	XXX	1	X	X	X	X
SPD	Serial Poll Disable	M	UC	Y	0	0	1	1	0	0	1	XXX	1	X	X	X	X
SPE	Serial Poll Enable	M	UC	Y	0	0	1	1	0	0	0	XXX	1	X	X	X	X
SRQ	Service Request	U	ST	X	X	X	X	X	X	X	X	XXX	X	X	1	X	X
STB	Status Byte	M	ST	S	X	S	S	S	S	S	S	XXX	0	X	X	X	X
				8		6	5	4	3	2	1						
TCT	Take Control	M	AC	Y	0	0	0	1	0	0	1	XXX	1	X	X	X	X
TAG	Talk Address Group	M	AD	Y	1	0	X	X	X	X	X	XXX	1	X	X	X	X
UCG	Universal Command Group	M	UC	Y	0	0	1	X	X	X	X	XXX	1	X	X	X	X
UNL	Unlisten	M	AD	Y	0	1	1	1	1	1	1	XXX	1	X	X	X	X
UNT	Untalk	M	AD	Y	1	0	1	1	1	1	1	XXX	1	X	X	X	X

The 1/0 coding on ATN when sent concurrent with multiline messages has been added to this revision for interpretive convenience.

## NOTES:

1. D1-D8 specify the device dependent data bits.
2. E1-E8 specify the device dependent code used to indicate the EOS message.
3. L1-L5 specify the device dependent bits of the device's listen address.
4. T1-T5 specify the device dependent bits of the device's talk address.
5. S1-S5 specify the device dependent bits of the device's secondary address.
6. S specifies the sense of the PPR.

Response =  $S \oplus \text{ist}$

P1-P3 specify the PPR message to be sent when a parallel poll is executed.

P3	P2	P1	PPR Message
0	0	0	PPR1
.	.	.	.
.	.	.	.
1	1	1	PPR8

7. D1-D4 specify don't-care bits that shall not be decoded by the receiving device. It is recommended that all zeroes be sent.
8. S1-S6, S8 specify the device dependent status. (DIO7 is used for the RQS message.)
9. The source of the message on the ATN line is always the C function, whereas the messages on the DIO and EOI lines are enabled by the T function.
10. The source of the messages on the ATN and EOI lines is always the C function, whereas the source of the messages on the DIO lines is always the PP function.
11. This code is provided for system use, see 6.3.



# 8294A DATA ENCRYPTION/DECRYPTION UNIT

- Certified by National Bureau of Standards
- 400 Byte/Sec Data Conversion Rate
- 64-Bit Data Encryption Using 56-Bit Key
- DMA Interface
- 3 Interrupt Outputs to Aid in Loading and Unloading Data
- 7-Bit User Output Port
- Single 5V ± 10% Power Supply
- Fully Compatible with iAPX-86,88, MCS-85™, MCS-80™, MCS-51™, and MCS-48™ Processors
- Implements Federal Information Processing Data Encryption Standard
- Encrypt and Decrypt Modes Available

The Intel® 8294A Data Encryption Unit (DEU) is a microprocessor peripheral device designed to encrypt and decrypt 64-bit blocks of data using the algorithm specified in the Federal Information Processing Data Encryption Standard. The DEU operates on 64-bit text words using a 56-bit user-specified key to produce 64-bit cipher words. The operation is reversible: if the cipher word is operated upon, the original text word is produced. The algorithm itself is permanently contained in the 8294A; however, the 56-bit key is user-defined and may be changed at any time.

The 56-bit key and 64-bit message data are transferred to and from the 8294A in 8-bit bytes by way of the system data bus. A DMA interface and three interrupt outputs are available to minimize software overhead associated with data transfer. Also, by using the DMA interface two or more DEUs may be operated in parallel to achieve effective system conversion rates which are virtually any multiple of 400 bytes/second. The 8294A also has a 7-bit TTL compatible output port for user-specified functions.

Because the 8294A implements the NBS encryption algorithm it can be used in a variety of Electronic Funds Transfer applications as well as other electronic banking and data handling applications where data must be encrypted.




Figure 1. Block Diagram




Figure 2. Pin Configuration

**Table 1. Pin Description**

Symbol	Pin No.	Type	Name and Function
NC	1		<b>No Connection.</b>
X1 X2	2 3	I	<b>Crystal:</b> Inputs for crystal, L-C or external timing signal to determine internal oscillator frequency.
RESET	4	I	<b>Reset:</b> A low signal to this pin resets the 8294A.
V <sub>CC</sub>	5		<b>Power:</b> Tied high.
$\overline{CS}$	6	I	<b>Chip Select:</b> A low signal to this pin enables reading and writing to the 8294A.
GND	7		<b>Ground:</b> This pin must be tied to ground.
$\overline{RD}$	8	I	<b>Read:</b> An active low read strobe at this pin enables the CPU to read data and status from the internal DEU registers.
A <sub>0</sub>	9	I	<b>Address:</b> Address input used by the CPU to select DEU registers during read and write operations.
$\overline{WR}$	10	I	<b>Write:</b> An active low write strobe at this pin enables the CPU to send data and commands to the DEU.
SYNC	11	O	<b>Sync:</b> High frequency (Clock ÷ 15) output. Can be used as a strobe for external circuitry.
D <sub>0</sub> D <sub>1</sub> D <sub>2</sub> D <sub>3</sub> D <sub>4</sub> D <sub>5</sub> D <sub>6</sub> D <sub>7</sub>	12 13 14 15 16 17 18 19	I/O	<b>Data Bus:</b> Three-state, bi-directional data bus lines used to transfer data between the CPU and the 8294A.
GND	20		<b>Ground:</b> This pin must be tied to ground.
V <sub>CC</sub>	40		<b>Power:</b> +5 volt power input: +5V ± 10%.

Symbol	Pin No.	Type	Name and Function
NC	39		<b>No Connection.</b>
$\overline{DACK}$	38	I	<b>DMA Acknowledge:</b> Input signal from the 8257 DMA Controller acknowledging that the requested DMA cycle has been granted.
DRQ	37	O	<b>DMA Request:</b> Output signal to the 8257 DMA Controller requesting a DMA cycle.
SRQ	36	O	<b>Service Request:</b> Interrupt to the CPU indicating that the 8294A is awaiting data or commands at the input buffer. SRQ=1 implies IBF=0.
OAV	35	O	<b>Output Available:</b> Interrupt to the CPU indicating that the 8294A has data or status available in its output buffer. OAV=1 implies OBF=1.
NC	34		<b>No Connection.</b>
P6 P5 P4 P3 P2 P1 P0	33 32 31 30 29 28 27	O	<b>Output Port:</b> User output port lines. Output lines available to the user via a CPU command which can assert selected port lines. These lines have nothing to do with the encryption function. At power-on, each line is in a 1 state.
V <sub>DD</sub>	26		<b>Power:</b> +5V power input. (+5V ±10%) Low power standby pin.
V <sub>CC</sub>	25		<b>Power:</b> Tied high.
CCMP	24	O	<b>Conversion Complete:</b> Interrupt to the CPU indicating that the encryption/decryption of an 8-byte block is complete.
NC	23		<b>No Connection.</b>
NC	22		<b>No Connection.</b>
NC	21		<b>No Connection.</b>



**FUNCTIONAL DESCRIPTION**

**OPERATION**

The data conversion sequence is as follows:

1. A Set Mode command is given, enabling the desired interrupt outputs.
2. An Enter New Key command is issued, followed by 8 data inputs which are retained by the DEU for encryption/decryption. Each byte must have odd parity.
3. An Encrypt Data or Decrypt Data command sets the DEU in the desired mode.

After this, data conversions are made by writing 8 data bytes and then reading back 8 converted data bytes. Any of the above commands may be issued between data conversions to change the basic operation of the DEU; e.g., a Decrypt Data command could be issued to change the DEU from encrypt mode to decrypt mode without changing either the key or the interrupt outputs enabled.

**INTERNAL DEU REGISTERS**

Four internal registers are addressable by the master processor: 2 for input, and 2 for output. The following table describes how these registers are accessed.

RD	WR	CS	A <sub>0</sub>	Register
1	0	0	0	Data input buffer
0	1	0	0	Data output buffer
1	0	0	1	Command input buffer
0	1	0	1	Status output buffer
X	X	1	X	Don't care

The functions of each of these registers are described below.

**Data Input Buffer** — Data written to this register is interpreted in one of three ways, depending on the preceding command sequence.

1. Part of a key.
2. Data to be encrypted or decrypted.
3. A DMA block count.

**Data Output Buffer** — Data read from this register is the output of the encryption/decryption operation.

**Command Input Buffer** — Commands to the DEU are written into this register. (See command summary below.)

**Status Output Buffer** — DEU status is available in this register at all times. It is used by the processor for poll-driven command and data transfer operations.

STATUS BIT:	7	6	5	4	3	2	1	0
FUNCTION:	X	X	X	KPE	CF	DEC	IBF	OBF

**OBF** Output Buffer Full; OBF = 1 indicates that output from the encryption/decryption function is available in the Data Output Buffer. It is reset when the data is read.

**IBF** Input Buffer Full; A write to the Data Input Buffer or to the Command Input Buffer sets IBF = 1. The DEU resets this flag when it has accepted the input byte. Nothing should be written when IBF = 1.

**DEC** Decrypt; indicates whether the DEU is in an encrypt or a decrypt mode. DEC = 1 implies the decrypt mode. DEC = 0 implies the encrypt mode.

After 8294A has accepted a 'Decrypt Data' or 'Encrypt Data' command, 11 cycles are required to update the DEC bit.


**CF** Completion Flag; This flag may be used to indicate any or all of three events in the data transfer protocol.

1. It may be used in lieu of a counter in the processor routine to flag the end of an 8-byte transfer.
2. It must be used to indicate the validity of the KPE flag.
3. It may be used in lieu of the CCMP interrupt to indicate the completion of a DMA operation.

**KPE** Key Parity Error; After a new key has been entered, the DEU uses this flag in conjunction with the CF flag to indicate correct or incorrect parity.


**COMMAND SUMMARY**

**1 — Enter New Key**




This command is followed by 8 data byte inputs which are retained in the key buffer (RAM) to be used in encrypting and decrypting data. These data bytes must have odd parity represented by the LSB.

**2 — Encrypt Data**




This command puts the 8294A into the encrypt mode.

**3 — Decrypt Data**



This command puts the 8294A into the decrypt mode.

**4 — Set Mode**




where:

- A is the OAV (Output Available) interrupt enable
- B is the SRQ (Service Request) interrupt enable
- C is the DMA (Direct Memory Access) transfer enable
- D is the CCMP (Conversion Complete) interrupt enable

This command determines which interrupt outputs will be enabled. A "1" in bits A, B, or D will enable the OAV, SRQ, or CCMP interrupts respectively. A "1" in bit C will allow DMA transfers. When bit C is set the OAV and SRQ interrupts should also be enabled (bits A,B=1). Following the command in which bit C, the DMA bit, is set, the 8294 will expect one data byte to specify the number of 8-byte blocks to be converted using DMA.

**5 — Write to Output Port**



This command causes the 7 least significant bits of the command byte to be latched as output data on the 8294 output port. The initial output data is 1111111. Use of this port is independent of the encryption/decryption function.

**PROCESSOR/DEU INTERFACE PROTOCOL  
ENTERING A NEW KEY**

The timing sequence for entering a new key is shown in Figure 3. A flowchart showing the CPU software to accommodate this sequence is given in Figure 4.




Figure 3. Entering a New Key

After the Enter New Key command is issued, 8 data bytes representing the new key are written to the data input buffer (most significant byte first). After the eighth byte is entered into the DEU, CF goes true (CF=1). The CF bit goes false again when KPE is valid. The CPU can then check the KPE flag. If KPE=1, a parity error has been detected and the DEU has not accepted the key. Each byte is checked for odd parity, where the parity bit is the LSB of each byte.

Since CF=1 only for a short period of time after the last byte is accepted, the CPU which polls the CF flag might miss detecting CF=1 momentarily. Thus, a counter should be used, as in Figure 4, to flag the end of the new key entry. Then CF is used to indicate a valid KPE flag.





Figure 4. Flowchart for Entering a New Key

**ENCRYPTING OR DECRYPTING DATA**


Figure 5 shows the timing sequence for encrypting or decrypting data. The CPU writes 8 data bytes to the DEU's data input buffer for encryption/decryption. CF then goes true (CF = 1) to indicate that the DEU has accepted the 8-byte block. Thus, the CPU may test for IBF = 0 and CF = 1 to terminate the input mode, or it may use a software counter. When the encryption/decryption is complete, the CCMP and OAV interrupts are asserted and the OBF flag is set true (OBF = 1). OAV and OBF are set false again after each of the converted data bytes is read back by the CPU. The CCMP interrupt is set false, and remains false, after the first read. After 8 bytes have been read back by the CPU, CF goes false (CF = 0). Thus, the CPU may test for CF = 0 to terminate the read mode. Also, the CCMP interrupt may be used to initiate a service routine which performs the next series of 8 data reads and 8 data writes.



**Figure 5. Encrypting/Decrypting Data**

Figure 6 offers two flowcharts outlining the alternative means of implementing the data conversion protocol. Either the CF flag or a software counter may be used to end the read and write modes.


SRQ = 1 implies IBF = 0, OAV = 1 implies OBF = 1. This allows interrupt routines to do data transfers without checking status first. However, the OAV service routine must detect and flag the end of a data conversion.




**Figure 6. Data Conversion Flowcharts**

**USING DMA**

The timing sequence for data conversions using DMA is shown in Figure 7. This sequence can be better understood when considered in conjunction with the hardware DMA interface in Figure 8. Note that the use of the DMA feature requires 3 external AND gates and 2 DMA channels (one for input, one for output). Since the DEU has only one DMA request pin, the SRQ and OAV outputs are used in conjunction with two of the AND gates to create separate DMA request outputs for the 2 DMA channels. The third AND gate combines the two active-low DACK inputs.




**Figure 7. DMA Sequence**



**Figure 8. DMA Interface**

To initiate a DMA transfer, the CPU must first initialize the two DMA channels as shown in the flowchart in Figure 9. It must then issue a Set Mode command to the DEU enabling the OAV, SRQ, and DMA outputs. The CCMP interrupt may be enabled or disabled, depending on whether that output is desired. Following the Set Mode command, there must be a data byte giving the number of 8-byte blocks of data ( $n < 256$ ) to be converted. The DEU then generates the required number of DMA requests to the 2 DMA channels with no further CPU intervention. When the requested number of blocks has been converted, the DEU will set CF and assert the CCMP interrupt (if enabled). CCMP then goes false again with the next write to the DEU (command or data). Upon completion of the conversion, the DMA mode is disabled and the DEU returns to the encrypt/decrypt mode. The enabled interrupt outputs, however, will remain enabled until another Set Mode command is issued.




**Figure 9. DMA Flowchart**

**SINGLE BYTE COMMANDS**


Figure 10 shows the timing and protocol for single byte commands. Note that any of the commands is effective as a pacify command in that they may be entered at any time, except during a DMA conversion. The DEU is thus set to a known state. However, if a command is issued out of sequence, an additional protocol is required (Figure 11). The CPU must wait until the command is accepted ( $IBF = 0$ ). A data read must then be issued to clear anything the preceding command sequence may have left in the Data Output Buffer.

**CPU/DEU INTERFACES**


Figures 12 through 15 illustrate four interface configurations used in the CPU/DEU data transfers. In all cases SRQ will be true (if enabled) and IBF will be false when the DEU is ready to accept data or commands




**Figure 10. Single Byte Commands**




**Figure 11. Pacify Protocol**



**Figure 12. Polling Interface**



**Figure 13. Single Interrupt Interface**



**Figure 14. Dual Interrupt Interface**




Figure 15. DMA Interface

**OSCILLATOR AND TIMING CIRCUITS**

The 8294A's internal timing generation is controlled by a self-contained oscillator and timing circuit. A choice of crystal, L-C or external clock can be used to derive the basic oscillator frequency.

The resident timing circuit consists of an oscillator, a state counter and a cycle counter as illustrated in Figure 16.





Figure 16. Oscillator Configuration


**OSCILLATOR MODE**



C1 = 5 pF  
C2 = CRYSTAL + STRAY < 15 pF  
C3 = 20-30 pF

CRYSTAL SERIES RESISTANCE SHOULD BE LESS THAN 75Ω AT 6 MHz; LESS THAN 180Ω AT 3.6 MHz; LESS THAN 30Ω AT 12 MHz.


**LC OSCILLATOR MODE**



L	C	NOMINAL
9 μH	20 pF	11.5 MHz
45 μH	20 pF	5.2 MHz
120 μH	20 pF	3.2 MHz

EACH C SHOULD BE APPROXIMATELY 20 pF INCLUDING STRAY CAPACITANCE

Figure 17. Recommended Crystal

**DRIVING FROM EXTERNAL SOURCE—TWO OPTIONS**


FOR THE 8294A XTAL2 MUST BE HIGH  
35-65% OF THE PERIOD

RISE AND FALL TIMES MUST  
NOT EXCEED 10 ns

RESISTOR TO  $V_{CC}$  IS NEEDED  
TO ENSURE  $V_{IH} = 3.0V$  IF TTL  
CIRCUITRY IS USED

Figure 18. Recommended Connection for External Clock Signal

**ABSOLUTE MAXIMUM RATINGS\***

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	-65°C to +150°C
Voltage on Any Pin With Respect to Ground	-0.5V to +7V
Power Dissipation	1.5 Watt

\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**D.C. AND OPERATING CHARACTERISTICS**

( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ )

Symbol	Parameter	Limits			Unit	Test Conditions
		Min.	Typ.	Max.		
$V_{IL}$	Input Low Voltage (All Except $X_1$ , $X_2$ , RESET)	-0.5		0.8	V	
$V_{IL1}$	Input Low Voltage ( $X_1$ , $X_2$ , RESET)	-0.5		0.6	V	
$V_{IH}$	Input High Voltage (All Except $X_1$ , RESET)	2.0		$V_{CC}$	V	
$V_{IH1}$	Input High Voltage ( $X_1$ , RESET)	3.5		$V_{CC}$	V	
$V_{IH2}$	Input High Voltage ( $X_2$ )	2.2		$V_{CC}$	V	
$V_{OL}$	Output Low Voltage ( $D_0$ - $D_7$ )			0.45	V	$I_{OL} = 2.0 \text{ mA}$
$V_{OL1}$	Output Low Voltage (All Other Outputs)			0.45	V	$I_{OL} = 1.6 \text{ mA}$
$V_{OH}$	Output High Voltage ( $D_0$ - $D_7$ )	2.4			V	$I_{OH} = -400 \mu\text{A}$
$V_{OH1}$	Output High voltage (All Other Outputs)	2.4			V	$I_{OH} = -50 \mu\text{A}$
$I_{IL}$	Input Leakage Current (RD, WR, CS, $A_0$ )			$\pm 10$	$\mu\text{A}$	$V_{SS} \leq V_{IN} \leq V_{CC}$
$I_{OFL}$	Output Leakage Current ( $D_0$ - $D_7$ , High Z State)			$\pm 10$	$\mu\text{A}$	$V_{SS} + 0.45 \leq V_{OUT} \leq V_{CC}$
$I_{DD}$	$V_{DD}$ Supply Current		5	20	mA	
$I_{DD} + I_{CC}$	Total Supply Current		60	135	mA	
$I_{LI}$	Low Input Load Current (Pins 24, 27-38)			0.3	mA	$V_{IL} = 0.8V$
$I_{LI1}$	Low Input Load Current (RESET)			0.2	mA	$V_{IL} = 0.8V$
$I_{IH}$	Input High Leakage Current (Pins 24, 27-38)			100	$\mu\text{A}$	$V_{IN} = V_{CC}$
$C_{IN}$	Input Capacitance			10	pF	
$C_{I/O}$	I/O Capacitance			20	pF	

**A.C. CHARACTERISTICS** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = V_{DD} = +5V \pm 10\%$ ,  $V_{SS} = 0V$ )

**DBB READ**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AR}$	$\overline{CS}$ , $A_0$ Setup to $\overline{RD}$ ↓	0		ns	
$t_{RA}$	$\overline{CS}$ , $A_0$ Hold After $\overline{RD}$ ↑	0		ns	
$t_{RR}$	$\overline{RD}$ Pulse Width	160		ns	
$t_{AD}$	$\overline{CS}$ , $A_0$ to Data Out Delay		130	ns	$C_L = 100$ pF
$t_{RD}$	$\overline{RD}$ ↓ to Data Out Delay		130	ns	$C_L = 100$ pF
$t_{DF}$	$\overline{RD}$ ↑ to Data Float Delay		85	ns	
$t_{CY}$	Cycle Time	1.25	15	$\mu\text{s}$	1–12 MHz Crystal

**DBB WRITE**

Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{AW}$	$\overline{CS}$ , $A_0$ Setup to $\overline{WR}$ ↓	0		ns	
$t_{WA}$	$\overline{CS}$ , $A_0$ Hold After $\overline{WR}$ ↑	0		ns	
$t_{WW}$	$\overline{WR}$ Pulse Width	160		ns	
$t_{DW}$	Data Setup to $\overline{WR}$ ↑	130		ns	
$t_{WD}$	Data Hold to $\overline{WR}$ ↑	0		ns	

**DMA AND INTERRUPT TIMING**


Symbol	Parameter	Min.	Max.	Unit	Test Conditions
$t_{ACC}$	$\overline{DACK}$ Setup to Control	0		ns	
$t_{CAC}$	$\overline{DACK}$ Hold After Control	0		ns	
$t_{ACD}$	$\overline{DACK}$ to Data Valid		130	ns	$C_L = 100$ pF
$t_{CRQ}$	Control L.E. to DRQ T.E.		110	ns	
$t_{CI}$	Control T.E. to Interrupt T.E.		400	ns	

**CLOCK**

Symbol	Parameter	8042		8742		Units
		Min.	Max.	Min.	Max.	
$t_{CY}$	Cycle Time	1.25	9.20	1.25	9.20	$\mu\text{s}^{(1)}$
$t_{CYC}$	Clock Period	83.3	613	83.3	613	ns
$t_{PWH}$	Clock High Time	33		38		ns
$t_{PWL}$	Clock Low Time	33		38		ns
$t_R$	Clock Rise Time		10		10	ns
$t_F$	Clock Fall Time		10		10	ns




**NOTES:**


- $t_{CY} = 15/f(\text{XTAL})$

**A.C. TESTING INPUT, OUTPUT WAVEFORM**




WAVEFORMS







January 1980

**Using The 8292 GPIB  
Controller**  
Tom Voll  
Peripheral Components Applications

---

# Using the 8292 GPIB Controller

## Contents

### INTRODUCTION

### GPIB/IEEE 488 OVERVIEW

### HARDWARE ASPECTS OF THE SYSTEM

- 8291 Talker/Listener
- 8292 Controller
- 8293 Bus Transceivers
- ZT7488/18 GPIB Controller

### 8292 COMMAND DESCRIPTION

### SOFTWARE DRIVER OUTLINE

- Initialization
- Talker/Listener
  - Send Data
  - Receive Data
  - Transfer Data
- Controller
  - Trigger
  - Device Clear
  - Serial Poll
  - Parallel Poll
  - Pass Control
  - Receive Control
  - Service Request
- System Controller
  - Remote
  - Local
  - Interface Clear/Abort

### INTERRUPT AND DMA CONSIDERATIONS

### APPLICATION EXAMPLE

### CONCLUSION

### APPENDIX A

- Source Listings

### APPENDIX B

- Test Cases for the Software Drivers

### APPENDIX C

- Remote Message Coding

# APPLICATIONS

## INTRODUCTION

The Intel® 8292 is a preprogrammed UPI™-41A that implements the Controller function of the IEEE Std 488-1978 (GPIB, HP-IB, IEC Bus, etc.). In order to function the 8292 must be used with the 8291 Talker/Listener and suitable interface and transceiver logic such as a pair of Intel 8293s. In this configuration the system has the potential to be a complete GPIB Controller when driven by the appropriate software. It has the following capabilities: System Controller, send IFC and Take Charge, send REN, Respond to SRQ, send Interface messages, Receive Control, Pass Control, Parallel Poll and Take Control Synchronously.

This application note will explain the 8292 only in the system context of an 8292, 8291, two 8293s and the driver software. If the reader wishes to learn more about the UPI-41A aspects of the 8292, Intel's Application Note AP-41 describes the hardware features and programming characteristics of the device. Additional information on the 8291 may be obtained in the data sheet. The 8293 is detailed in its data sheet. Both chips will be covered here in the details that relate to the GPIB controller.

The next section of this application note presents an overview of the GPIB in a tutorial, but comprehensive nature. The knowledgeable reader may wish to skip this section; however, certain basic semantic concepts introduced there will be used throughout this note.

Additional sections cover the view of the 8292 from the CPU's data bus, the interaction of the 3 chip types (8291, 8292, 8293), the 8292's software protocol and the system level hardware/software protocol. A brief description of interrupts and DMA will be followed by an application example. Appendix A contains the source code for the system driver software.

## GPIB/IEEE 488 OVERVIEW

### DESIGN OBJECTIVES

#### What is the IEEE 488 (GPIB)?

The experience of designing systems for a variety of applications in the early 1970's caused Hewlett-Packard to define a standard intercommunication mechanism which would allow them to easily assemble instrumentation systems of varying degrees of complexity. In a typical situation each instrument designer designed his/her own interface from scratch. Each one was inconsistent in terms of electrical levels, pin-outs on a connector, and types of connectors. Every time they built a system they had to invent new cables and new documentation just to specify the cabling and interconnection procedures.

Based on this experience, Hewlett-Packard began to define a new interconnection scheme. They went further than that, however, for they wanted to specify the typical communication protocol for systems of instruments. So in 1972, Hewlett-Packard came out with the first version of the bus which since has been modified and standardized by a committee of several manufacturers, coordinated through the IEEE, to perfect what is now known as the IEEE 488 Interface Bus (also known as the HP-IB, the GPIB and the IEC bus). While this bus specification may not be perfect, it is a good compromise of the various desires and goals of instrumentation and computer peripheral manufacturers to produce a common interconnection mechanism. It fits most instrumentation systems in use today and also fits very well the microcomputer I/O bus requirements. The basic design objectives for the GPIB were to:

1. Specify a system that is easy to use, but has all of the terminology and the definitions related to that system precisely spelled out so that everyone uses the same language when discussing the GPIB.
2. Define all of the mechanical, electrical, and functional interface requirements of a system, yet not define any of the device aspects (they are left up to the instrument designer).
3. Permit a wide range of capabilities of instruments and computer peripherals to use a system simultaneously and not degrade each other's performance.
4. Allow different manufacturers' equipment to be connected together and work together on the same bus.
5. Define a system that is good for limited distance interconnections.
6. Define a system with minimum restrictions on performance of the devices.
7. Define a bus that allows asynchronous communication with a wide range of data rates.
8. Define a low cost system that does not require extensive and elaborate interface logic for the low cost instruments, yet provides higher capability for the higher cost instruments if desired.
9. Allow systems to exist that do not need a central controller; that is, communication directly from one instrument to another is possible.

Although the GPIB was originally designed for instrumentation systems, it became obvious that most of these systems would be controlled by a calculator or computer. With this in mind several modifications were made to the original proposal before its final adoption as an international standard. Figure 1 lists the salient characteristics of the

## APPLICATIONS

GPIB as both an instrumentation bus and as a computer I/O bus.

Data Rate	1M bytes/s, max 250k bytes/s, typ
Multiple Devices	15 devices, max (electrical limit) 8 devices, typ (interrupt flexibility)
Bus Length	20 m, max 2 m/device, typ
Byte Oriented	8-bit commands 8-bit data
Block Multiplexed	Optimum strategy on GPIB due to setup overhead for commands
Interrupt Driven	Serial poll (slower devices) Parallel poll (faster devices)
Direct Memory Access	One DMA facility at controller serves all devices on bus
Asynchronous	One talker Multiple listeners } 3-wire handshake
I/O to I/O Transfers	Talker and listeners need not include microcomputer/controller

**Figure 1. Major Characteristics of GPIB as Microcomputer I/O Bus**

The bus can be best understood by examining each of these characteristics from the viewpoint of a general microcomputer I/O bus.

**Data Rate** — Most microcomputer systems utilize peripherals of differing operational rates, such as floppy discs at 31k or 62k bytes/s (single or double density), tape cassettes at 5k to 10k bytes/s, and cartridge tapes at 40k to 80k bytes/s. In general, the only devices that need high speed I/O are 0.5" (1.3-cm) magnetic tapes and hard discs, operational at 30k to 781k bytes/s, respectively. Certainly, the 250k-bytes/s data rate that can be easily achieved by the IEEE 488 bus is sufficient for microcomputers and their peripherals, and is more than needed for typical analog instruments that take only a few readings per second. The 1M-byte/s maximum data rate is not easily achieved on the GPIB and requires special attention to considerations beyond the scope of this note. Although not required, data buffering in each device will improve the overall bus per-

formance and allow utilization of more of the bus bandwidth.

**Multiple Devices** — Many microcomputer systems used as computers (not as components) service from three to seven peripherals. With the GPIB, up to 8 devices can be handled easily by 1 controller; with some slowdown in interrupt handling, up to 15 devices can work together. The limit of 8 is imposed by the number of unique parallel poll responses available; the limit of 15 is set by the electrical drive characteristics of the bus. Logically, the IEEE 488 Standard is capable of accommodating more device addresses (31 primary, each potentially with 31 secondaries).

**Bus Length** — Physically, the majority of microcomputer systems fit easily on a desk top or in a standard 19" (48-cm) rack, eliminating the need for extra long cables. The GPIB is designed typically to have 2 m of length per device, which accommodates most systems. A line printer might require greater cable lengths, but this can be handled at the lower speeds involved by using extra dummy terminations.

**Byte Oriented** — The 8-bit byte is almost universal in I/O applications; even 16-bit and 32-bit computers use byte transfers for most peripherals. The 8-bit byte matches the ASCII code for characters and is an integral submultiple of most computer word sizes. The GPIB has an 8-bit wide data path that may be used to transfer ASCII or binary data, as well as the necessary status and control bytes.

**Block Multiplexed** — Many peripherals are block oriented or are used in a block mode. Bytes are transferred in a fixed or variable length group; then there is a wait before another group is sent to that device, e.g., one sector of a floppy disc, one line on a printer or tape punch, etc. The GPIB is, by nature, a block multiplexed bus due to the overhead involved in addressing various devices to talk and listen. This overhead is less bothersome if it only occurs once for a large number of data bytes (once per block). This mode of operation matches the needs of microcomputers and most of their peripherals. Because of block multiplexing, the bus works best with buffered memory devices.

**Interrupt Driven** — Many types of interrupt systems exist, ranging from complex, fast, vectored/priority networks to simple polling schemes. The main tradeoff is usually cost versus speed of response. The GPIB has two interrupt protocols to help span the range of applications. The first is a single service request (SRQ) line that may be asserted by all interrupting devices. The controller then polls all devices to find out which wants service. The polling mechanism is well defined and can be easily

## APPLICATIONS

automated. For higher performance, the parallel poll capability in the IEEE 488 allows up to eight devices to be polled at once — each device is assigned to one bit of the data bus. This mechanism provides fast recognition of an interrupting device. A drawback is the frequent need for the controller to explicitly conduct a parallel poll, since there is no equivalent of the SRQ line for this mode.

**Direct Memory Access (DMA)** — In many applications, no immediate processing of I/O data on a byte-by-byte basis is needed or wanted. In fact, programmed transfers slow down the data transfer rate unnecessarily in these cases, and higher speed can be obtained using DMA. With the GPIB, one DMA facility at the controller serves all devices. There is no need to incorporate complex logic in each device.

**Asynchronous Transfers** — An asynchronous bus is desirable so that each device can transfer at its own rate. However, there is still a strong motivation to buffer the data at each device when used in large systems in order to speed up the aggregate data rate on the bus by allowing each device to transfer at top speed. The GPIB is asynchronous and uses a special

3-wire handshake that allows data transfers from one talker to many listeners.

**I/O To I/O Transfers** — In practice, I/O to I/O transfers are seldom done due to the need for processing data and changing formats or due to mismatched data rates. However, the GPIB can support this mode of operation where the micro-computer is neither the talker nor one of the listeners.

### GPIB SIGNAL LINES

#### Data Bus

The lines DI01 through DI08 are used to transfer addresses, control information and data. The formats for addresses and control bytes are defined by the IEEE 488 standard (see Appendix C). Data formats are undefined and may be ASCII (with or without parity) or binary. DI01 is the Least Significant Bit (note that this will correspond to bit 0 on most computers).

#### Management Bus

**ATN** — Attention This signal is asserted by the Controller to indicate that it is placing an address or control byte on the Data Bus. ATN is de-asserted to allow the assigned Talker to place status or data on the Data Bus. The Controller regains control by re-asserting ATN; this is normally done synchronously with the handshake to avoid confusion between control and data bytes.

**EOI** — End or Identify This signal has two uses as its name implies. A talker may assert EOI simultaneously with the last byte of data to indicate end of data. The Controller may assert EOI along with ATN to initiate a Parallel Poll. Although many devices do not use Parallel Poll, all devices *should* use EOI to end transfers (many currently available ones do not).

**SRQ** — Service Request This line is like an interrupt: it may be asserted by any device to request the Controller to take some action. The Controller must determine which device is asserting SRQ by conducting a Serial Poll at its earliest convenience. The device deasserts SRQ when polled.

**IFC** — Interface Clear This signal is asserted only by the System Controller in order to initialize all device interfaces to a known state. After deasserting IFC, the System Controller is the active controller of the system.

**REN** — Remote Enable This signal is asserted only by the System Controller. Its assertion does not place devices into Remote Control mode; REN only *enables* a device to go remote when addressed to listen. When in Remote, a device should ignore its front panel controls.




Figure 2. Interface Capabilities and Bus Structure

## APPLICATIONS

### Transfer Bus

**NRFD** — Not Ready For Data This handshake line is asserted by a listener to indicate it is not yet ready for the next data or control byte. Note that the Controller will not see NRFD deasserted (i.e., ready for data) until all devices have deasserted NRFD.

**NDAC** — Not Data Accepted This handshake line is asserted by a Listener to indicate it has not yet accepted the data or control byte on the DIO lines. Note that the Controller will not see NDAC deasserted (i.e., data accepted) until all devices have deasserted NDAC.

**DAV** — Data Valid This handshake line is asserted by the Talker to indicate that a data or control byte has been placed on the DIO lines and has had the minimum specified settling time.




Figure 3. GPIB Handshake Sequence

### GPIB INTERFACE FUNCTIONS

There are ten (10) interface functions specified by the IEEE 488 standard. Not all devices will have all functions and some may only have partial subsets. The ten functions are summarized below with the relevant section number from the IEEE document given at the beginning of each paragraph. For further information please see the IEEE standard.

1. **SH** — Source Handshake (section 2.3) This function provides a device with the ability to properly transfer data from a Talker to one or more Listeners using the three handshake lines.
2. **AH** — Acceptor Handshake (section 2.4) This function provides a device with the ability to properly receive data from the Talker using the three handshake lines. The AH function may also delay the beginning (NRFD) or end (NDAC) of any transfer.
3. **T** — Talker (section 2.5) This function allows a device to send status and data bytes when addressed to talk. An address consists of one (Primary) or two (Primary and Secondary)

bytes. The latter is called an extended Talker.

4. **L** — Listener (section 2.6) This function allows a device to receive data when addressed to listen. There can be extended Listeners (analogous to extended Talkers above).
5. **SR** — Service Request (section 2.7) This function allows a device to request service (interrupt) the Controller. The SRQ line may be asserted asynchronously.
6. **RL** — Remote Local (section 2.8) This function allows a device to be operated in two modes: Remote via the GPIB or Local via the manual front panel controls.
7. **PP** — Parallel Poll (section 2.9) This function allows a device to present one bit of status to the Controller-in-charge. The device need not be addressed to talk and no handshake is required.
8. **DC** — Device Clear (section 2.10) This function allows a device to be cleared (initialized) by the Controller. Note that there is a difference between DC (*device clear*) and the IFC line (*interface clear*).
9. **DT** — Device Trigger (section 2.11) This function allows a device to have its basic operation started either individually or as part of a group. This capability is often used to synchronize several instruments.
10. **C** — Controller (section 2.12) This function allows a device to send addresses, as well as universal and addressed commands to other devices. There may be more than one controller on a system, but only one may be the controller-in-charge at any one time.

At power-on time the controller that is hardwired to be the System Controller becomes the active controller-in-charge. The System Controller has several unique capabilities including the ability to send Interface Clear (IFC — clears all device interfaces and returns control to the System Controller) and to send Remote Enable (REN — allows devices to respond to bus data once they are addressed to listen). The System Controller may optionally Pass Control to another controller, if the system software has the capability to do so.


### GPIB CONNECTOR

The GPIB connector is a standard 24-pin industrial connector such as Cinch or Amphenol series 57 Micro-Ribbon. The IEEE standard specifies this connector, as well as the signal connections and the mounting hardware.

The cable has 16 signal lines and 8 ground lines. The maximum length is 20 meters with no more than two meters per device.



## APPLICATIONS



**Figure 4. GPIB Connector**

### GPIB SIGNAL LEVELS

The GPIB signals are all TTL compatible, low true signals. A signal is asserted (true) when its electrical voltage is less than 0.5 volts and is deasserted (false) when it is greater than 2.4 volts. Be careful not to become confused with the two handshake signals, NRFD and NDAC which are also low true (i.e. > 0.5 volts implies the device is Not Ready For Data).

The Intel 8293 GPIB transceiver chips ensure that all relevant bus driver/receiver specifications are met. Detailed bus electrical specifications may be found in Section 3 of the IEEE Std 488-1978. The Standard is the ultimate reference for all GPIB questions.

### GPIB MESSAGE PROTOCOLS

The GPIB is a very flexible communications medium and as such has many possible variations of protocols. To bring some order to the situation, this section will discuss a protocol similar to the one used by Ziatech's ZT80 GPIB controller for Intel's MULTIBUS™ computers. The ZT80 is a complete high-level interface processor that executes a set of high level instructions that map directly into GPIB actions. The sequences of commands, addresses and data for these instructions provide a good example of how to use the GPIB (additional information is available in the ZT80 Instruction Manual). The 'null' at the end of each instruction is for cosmetic use to remove previous information from the DIO lines.

*DATA* — Transfer a block of data from device A to devices B, C...

1. Device A Primary (Talk) Address  
Device A Secondary Address (if any)
2. Universal Unlisten
3. Device B Primary (Listen) Address  
Device B Secondary Address (if any)  
Device C Primary (Listen) Address  
etc.
4. First Data Byte  
Second Data Byte  
.  
.  
.  
Last Data Byte (EOI)
5. Null

*TRIGR* — Trigger devices A, B,... to take action

1. Universal Unlisten
2. Device A Primary (Listen) Address  
Device A Secondary Address (if any)  
Device B Primary (Listen) Address  
Device B Secondary Address (if any)  
etc.
3. Group Execute Trigger
4. Null

*PSCTL* — Pass control to device A

1. Device A Primary (Talk) Address  
Device A Secondary Address (if any)
2. Take Control
3. Null

*CLEAR* — Clear all devices

1. Device Clear
2. Null

*REMAI* — Remote Enable

1. Assert REN continuously

*GOREM* — Put devices A, B,... into Remote

1. Assert REN continuously
2. Device A Primary (Listen) Address  
Device A Secondary Address (if any)  
Device B Primary (Listen) Address  
Device B Secondary Address (if any)  
etc.
3. Null

*GOLOC* — Put devices A, B,... into Local

1. Device A Primary (Listen) Address  
Device A Secondary Address (if any)  
Device B Primary (Listen) Address  
Device B Secondary Address (if any)  
etc.
2. Go To Local
3. Null

*LOCAL* — Reset all devices to Local

1. Stop asserting REN

## APPLICATIONS

**LLKAL** — Prevent all devices from returning to Local

1. Local Lock Out
2. Null

**SPOLL** — Conduct a serial poll of devices A, B,...

1. Serial Poll Enable
2. Universal Unlisten
3. ZT 80 Primary (Listen) Address  
ZT 80 Secondary Address
4. Device Primary (Talk) Address  
Device Secondary Address (if any)
5. Status byte from device
6. Go to Step 4 until all devices on list have been polled
7. Serial Poll Disable
8. Null

**PPUAL** — Unconfigure and disable Parallel Poll response from all devices

1. Parallel Poll Unconfigure
2. Null

**ENAPP** — Enable Parallel Poll response in devices A, B,...

1. Universal Unlisten
2. Device Primary (Listen) Address  
Device Secondary Address (if any)
3. Parallel Poll Configure
4. Parallel Poll Enable
5. Go to Step 2 until all devices on list have been configured.
6. Null

**DISPP** — Disable Parallel Poll response from devices A, B,...

1. Universal Unlisten
2. Device A Primary (Listen) Address  
Device A Secondary Address (if any)  
Device B Primary (Listen) Address  
Device B Secondary Address (if any)  
etc.
3. Disable Parallel Poll
4. Null

This Ap Note will detail how to implement a useful subset of these controller instructions.

### HARDWARE ASPECTS OF THE SYSTEM

#### 8291 GPIB TALKER/LISTENER

The 8291 is a custom designed chip that implements many of the non-controller GPIB functions. It provides hooks so the user's software can implement additional features to complete the set. This chip is discussed in detail in its data sheet. The major features are summarized here:

- Designed to interface microprocessors to the GPIB
- Complete Source and Acceptor Handshake
- Complete Talker and Listener Functions with extended addressing

- Service Request, Parallel Poll, Device Clear, Device Trigger, Remote/Local functions
- Programmable data transfer rate
- Maskable interrupts
- On-chip primary and secondary address recognition
- 1-8 MHz clock range
- 16 registers (8 read, 8 write) for CPU interface
- DMA handshake provision
- Trigger output pin
- On-chip EOS (End of Sequence) recognition

The pinouts and block diagram are shown in Fig. 5. One of eight read registers is for data transfer to the CPU; the other seven allow the microprocessor to monitor the GPIB states and various bus and device conditions. One of the eight write registers is for data transfer from the CPU; the other seven control various features of the 8291.

The 8291 interface functions will be software configured in this application example to the following subsets for use with the 8292 as a controller that does not pass control. The 8291 is used only to provide the handshake logic and to send and receive data bytes. It is not acting as a normal device in this mode, as it never sees ATN asserted.

SH1	Source Handshake
AH1	Acceptor Handshake
T3	Basic Talk-only
L1	Basic Listen-only
SR0	No Service Requests
RL0	No Remote/Local
PP0	No Parallel Poll response
DC0	No Device Clear
DT0	No Device Trigger

If control is passed to another controller, the 8291 must be reconfigured to act as a talker/listener with the following subsets:

SH1	Source Handshake
AH1	Acceptor Handshake
T5	Basic Talker and Serial Poll
L3	Basic Listener
SR1	Service Requests
RL1	Remote/Local with Lockout
PP2	Preconfigured Parallel Poll
DC1	Device Clear
DT1	Device Trigger
C0	Not a Controller


Most applications do not pass control and the controller is always the system controller (see 8292 commands below).

#### 8292 GPIB CONTROLLER

The 8292 is a preprogrammed Intel® 8041A that provides the additional functions necessary to

# APPLICATIONS

## PIN CONFIGURATION



## BLOCK DIAGRAM




Figure 5. 8291 Pin Configuration and Block Diagram

implement a GPIB controller when used with an 8291 Talker/Listener. The 8041A is documented in both a user's manual and in AP-41. The following description will serve only as an outline to guide the later discussion.

The 8292 acts as an intelligent slave processor to the main system CPU. It contains a processor, memory, I/O and is programmed to perform a variety of tasks associated with GPIB controller operation. The on-chip RAM is used to store information about the state of the Controller function, as well as a variety of local variables, the stack and certain user status information. The timer/counter may be optionally used for several time-out functions or for counting data bytes transferred. The I/O ports provide the GPIB control signals, as well as the ancillary lines necessary to make the 8291, 2, 3 work together.


The 8292 is closely coupled to the main CPU through three on-chip registers that may be independently accessed by both the master and the 8292 (UPI-41A). Figure 6 shows this Register Interface. Also refer to Figure 12.

The status register is used to pass Interrupt Status information to the master CPU (A0 = 1 on a read).

The DBBOUT register is used to pass one of five other status words to the master based on the last command written into DBBIN. DBBOUT is accessed when A0 = 0 on a Read. The five status words are Error Flag, Controller Status, GPIB Status, Event Counter Status or Time Out Status.

DBBIN receives either commands (A0 = 1 on a Write) or command related data (A0 = 0 on a write) from the master. These command related data are

Interrupt Mask, Error Mask, Event Counter or Time Out.



CS	AO	RD	WR	REGISTER
0	0	0	1	READ DBBOUT
0	1	0	1	READ STATUS
0	0	1	0	WRITE DBBIN (DATA)
0	1	1	0	WRITE DBBIN (COMMAND)
1	X	X	X	NO ACTION

Figure 6. UPI-41A Registers

## 8293 GPIB TRANSCEIVERS

The 8293 is a multi-use HMOS chip that implements the IEEE 488 bus transceivers and contains the additional logic required to make the 8291 and 8292 work together. The two option strapping pins are used to internally configure the chip to perform the specialized gating required for use with 8291 as a device or with 8291/92 as a controller.

In this application example the two configurations used are shown in Fig. 7a and 7b. The drivers are set to open collector or three state mode as required and the special logic is enabled as required in the two modes.

# APPLICATIONS




Figure 7a. 8293 Mode 2




Figure 7b. 8293 Mode 3

## 8291/2/3 CHIP SET

Figure 8 shows the four chips interconnected with the special logic explicitly shown.

The 8291 acts only as the mechanism to put commands and addresses on the bus while the 8292 is asserting ATN. The 8291 is tricked into believing that the ATN line is not asserted by the ATN2 output of the ATN transceiver and is placed in Talk-only mode by the CPU. The 8291 then acts as though it is sending data, when in reality it is sending addresses and/or commands. When the 8292 deasserts ATN, the CPU software must place the 8291 in Talk-only, Listen-only or Idle based on the implicit knowledge of how the controller is going to participate in the data transfer. In other words, the 8291 does not respond directly to addresses or commands that it sends on the bus on behalf of the Controller. The user software, through the use of Listen-only or Talk-only, makes the 8291 behave as though it were addressed.

Although it is not a common occurrence, the GPIB specification allows the Controller to set up a data transfer between two devices and not directly participate in the exchange. The controller must know when to go active again and regain control. The chip set accomplishes this through use of the "Continuous Acceptor Handshake cycling mode" and the ability to detect EO1 or EOS at the end of the transfer. See XFER in the Software Driver Outline below.

If the 8292 is not the System Controller as determined by the signal on its SYNC pin, then it must be able to respond to an IFC within 100 usec. This is accomplished by the cross-coupled NORs in Fig. 7a which deassert the 8293's internal version of CIC (Not Controller-in-Charge). This condition is latched until the 8292's firmware has received the IFCL (interface clear received latch) signal by testing the IFCL input. The firmware then sets its signals to reflect the inactive condition and clears the 8293's latch.

In order for the 8292 to conduct a Parallel Poll the 8291 must be able to capture the PP response on the DIO lines. The only way to do this is to fool the 8291 by putting it into Listen-only mode and generating a DAV condition. However, the bus spec does not allow a DAV during Parallel Poll, so the back-to-back 3-state buffers (see Fig. 7b) in the 8293 isolate the bus and allow the 8292 to generate a local DAV for this purpose. Note that the 8291 cannot assert a Parallel Poll response. When the 8292 is not the controller-in-charge the 8291 may respond to PPs and the 8293 guarantees that the DIO drivers are in "open collector" mode through the OR gate (Fig. 7b).

# APPLICATIONS




Figure 8. Talker/Listener/Controller

# APPLICATIONS

## ZT7488/18 GPIB CONTROLLER

Ziatech's GPIB Controller, the ZT7488/18 will be used as the controller hardware in this Application Note. The controller consists of an 8291, 8292, an 8 bit input port and TTL logic equivalent to that shown in Figure 8. Figure 9 shows the card's block diagram. The ZT7488/18 plugs into the STD bus, a 56 pin 8 bit microprocessor oriented bus. An 8085 CPU card is also available on the STD bus and will be used to execute the driver software.

The 8291 uses I/O Ports 60H to 67H and the 8292 uses I/O Ports 68H and 69H. The five interrupt lines are connected to a three-state buffer at I/O Port

6FH to facilitate polling operation. This is required for the TCI, as it cannot be read internally in the 8292. The other three 8292 lines (SPI, IBF, OBF) and the 8291's INT line are also connected to minimize the number of I/O reads necessary to poll the devices.

$\overline{NDAC}$  is connected to  $\overline{COUNT}$  on the 8292 to allow byte counting on data transfers. The example driver software will not use this feature, as the software is simpler and faster if an internal 8085 register is used for counting in software.




Figure 9. ZT7488/18 GPIB Controller

READ REGISTERS								PORT #	WRITE REGISTERS							
D17	D16	D15	D14	D13	D12	D11	D10	60H	D07	D06	D05	D04	D03	D02	D01	D00
DATA IN									DATA OUT							
CPT	APT	GET	END	DEC	ERR	BO	BI	61H	CPT	APT	GET	END	DEC	ERR	BO	BI
INTERRUPT STATUS 1									INTERRUPT MASK 1							
INT	SPAS	LLD	REM	SPASC	LLOC	REMC	ADSC	62H	0	0	DMAO	DMAI	SPASC	LLOC	REMC	ADSC
INTERRUPT STATUS 2									INTERRUPT MASK 2							
S8	SRQS	S6	S5	S4	S3	S2	S1	63H	S8	rv	S6	S5	S4	S3	S2	S1
SERIAL POLL STATUS									SERIAL POLL MODE							
ton	lon	EQI	LPAS	TPAS	LA	TA	MJMN	64H	TO	LO	0	0	0	0	ADM1	ADM0
ADDRESS STATUS									ADDRESS MODE							
CPT7	CPT6	CPT5	CPT4	CPT3	CPT2	CPT1	CPT0	65H	CNT2	CNT1	CNT0	COM4	COM3	COM2	COM1	COM0
COMMAND PASS THROUGH									AUX MODE							
X	DT0	DL0	AD5-0	AD4-0	AD3-0	AD2-0	AD1-0	66H	ARS	DT	DL	AD5	AD4	AD3	AD2	AD1
ADDRESS 0									ADDRESS 0/1							
X	DT1	DL1	AD5-1	AD4-1	AD3-1	AD2-1	AD1-1	67H	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0
ADDRESS 1									EOS							

Figure 10. 8291 Registers

# APPLICATIONS




Figure 11. DMA/Interrupt GPIB Controller Block Diagram

The application example will not use DMA or interrupts; however, the Figure 11 block diagram includes these features for completeness.

The 8257-5 DMA chip can be used to transfer data between the RAM and the 8291 Talker/Listener. This mode allows a faster data rate on the GPIB and typically will depend on the 8291's EOS or EOI detection to terminate the transfer. The 8259-5 interrupt controller is used to vector the five possible interrupts for rapid software handling of the various conditions.

## 8292 COMMAND DESCRIPTION

This section discusses each command in detail and relates them to a particular GPIB activity. Recall that although the 8041A has only two read registers and one write register, through the magic of on-chip firmware the 8292 appears to have six read registers and five write registers. These are listed in Figure 12. Please see the 8292 data sheet for detailed definitions

of each register. Note the two letter mnemonics to be used in later discussions. The CPU must not write into the 8292 while IBF (Input Buffer Full) is a one, as information will be lost.


## DIRECT COMMANDS

Both the Interrupt Mask (IM) and the Error Mask (EM) register may be directly written with the LSB of the address bus (A0) a "0". The firmware uses the MSB of the data written to differentiate between IM and EM.

## Load Interrupt Mask

This command loads the Interrupt Mask with D7-D0. Note that D7 must be a "1" and that interrupts are enabled by a corresponding "1" bit in this register. IFC interrupt cannot be masked off; however, when the 8292 is the System Controller, sending an ABORT command will not cause an IFC interrupt.

# APPLICATIONS



**Figure 12. 8292 Registers**

### Load Error Mask

This command loads the Error Mask with D7–D0. Note that D7 must be a zero and that interrupts are enabled by a corresponding “1” bit in this register.

### UTILITY COMMANDS

These commands are used to read or write the 8292 registers that are not directly accessible. All utility commands are written with A0 = 1, D7 = D6 = D5 = 1, D4 = 0. D3–D0 specify the particular command. For writing into registers the general sequence is:

1. wait for IBF = 0 in Interrupt Status Register
2. write the appropriate command to the 8292,
3. write the desired register value to the 8292 with A0 = 1 with no other writes intervening,
4. wait for indication of completion from 8292 (IBF = 0).

For reading a register the general sequence is:

1. wait for IBF = 0 in Interrupt Status Register
2. write the appropriate command to the 8292
3. wait for a TCI (Task Complete Interrupt)
4. Read the value of the accessed register from the 8292 with A0 = 0.

**WEVC** — Write to Event Counter  
(Command = 0E2H)

The byte written following this command will be loaded into the event counter register and event counter status for byte counting. The internal

counter is incremented on a high to low transition of the COUNT (T1) input. In this application example NDAC is connected to count. The counter is an 8 bit register and therefore can count up to 256 bytes (writing 0 to the EC implies a count of 256). If longer blocks are desired, the main CPU must handle the interrupts every 256 counts and carefully observe the timing constraints.

Because the counter has a frequency range from 0 to 133 kHz when using a 6 MHz crystal, this feature may not be usable with all devices on the GPIB. The 8291 can easily transfer data at rates up to 250 kHz and even faster with some tuning of the system. There is also a 500 ns minimum high time requirement for COUNT which can potentially be violated by the 8291 in continuous acceptor handshake mode (i.e., TNDDV1 + TDVND2–C = 350 + 350 = 700 max). When cable delays are taken into consideration, this problem will probably never occur.

When the 8292 has completed the command, IBF will become a “0” and will cause an interrupt if masked on.

**WTOUT** — Write to Time Out Register  
(Command = 0E1H)

The byte written following this command will be used to determine the number of increments used for the time out functions. Because the register is 8 bits, the maximum time out is 256 time increments. This



## APPLICATIONS

is probably enough for most instruments on the GPIB but is not enough for a manually stepped operation using a GPIB logic analyzer like Ziatech's ZT488. Also, the 488 Standard does not set a lower limit on how long a device may take to do each action. Therefore, any use of a time out must be able to be overridden (this is a good general design rule for service and debugging considerations).

The time out function is implemented in the 8292's firmware and will not be an accurate time. The counter counts backwards to zero from its initial value. The function may be enabled/disabled by a bit in the Error mask register. When the command is complete IBF will be set to a "0" and will cause an interrupt if masked on.

**REVC** — Read Event Counter Status  
(Command = 0E3H)

This command transfers the content of the Event Counter to the DBBOUT register. The firmware then sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value from the 8292 with A0 = 0.

**RINM** — Read Interrupt Mask Register  
(Command = 0E5H)

This command transfers the content of the Interrupt Mask register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

**RERM** — Read Error Mask Register  
(Command = 0EAH)

This command transfers the content of the Error Mask register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

**RCST** — Read Controller Status Register  
(Command = 0E6H)

This command transfers the content of the Controller Status register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

**RTOUT** — Read Time Out Status Register  
(Command = 0E9H)

This command transfers the content of the Time Out Status register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

If this register is read while a time-out function is in process, the value will be the time remaining before time-out occurs. If it is read after a time-out, it will be zero. If it is read when no time-out is in process, it will be the last value reached when the previous timing occurred.

**RBST** — Read Bus Status Register  
(Command = 0E7H)

This command causes the firmware to read the GPIB management lines, DAV and the SYC pin and place a copy in DBBOUT. TCI is set to "1" and will cause an interrupt if masked on. The CPU may read the value.

**RERF** — Read Error Flag Register  
(Command = 0E4H)

This command transfers the content of the Error Flag register to the DBBOUT register. The firmware sets TCI = 1 and will cause an interrupt if masked on. The CPU may then read the value.

This register is also placed in DBBOUT by an IACK command if ERR remains set. TCI is set to "1" in this case also.

**IACK** — Interrupt Acknowledge  
(Command = A1 A2 A3 A4 1 A5 1 1)

This command is used to acknowledge any combinations of the five SPI interrupts (A1-A5): SYC, ERR, SRQ, EV, and IFCR. Each bit A1-A5 is an individual acknowledgement to the corresponding bit in the Interrupt Status Register. The command clears SPI but it will be set again if all of the pending interrupts were not acknowledged.

If A2 (ERR) is "1", the Error Flag register is placed in DBBOUT and TCI is set. The CPU may then read the Error Flag without issuing an RERF command.

### OPERATION COMMANDS

The following diagram (Fig. 13) is an attempt to show the interrelationships among the various 8292 Operation Commands. It is not meant to replace the complete controller state diagram in the IEEE Standard.

**RST** — Reset (Command = 0F2H)

This command has the same effect as an external reset applied to the chip's pin #4. The 8292's actions are:

1. All outputs go to their electrical high state. This means that SPI, TCI, OBFI, IBFI, CLTH will be TRUE and all other GPIB signals will be FALSE.
2. The 8292's firmware will cause the above mentioned five signals to go FALSE after approximately 17.5 usec. (at 6 MHz).
3. These registers will be cleared: Interrupt Status, Interrupt Mask, Error Mask, Time Out, Event Counter, Error Flag.
4. If the 8292 is the System Controller (SYC is TRUE), then IFC will be sent TRUE for approximately 100 usec and the Controller function will end up in charge of the bus. If the 8292 is not the

## APPLICATIONS




Figure 13. 8292 Command Flowchart

System Controller then it will end up in an Idle state.

5. TCI will not be set.

**RSTI** — Reset Interrupts (Command = 0F3)

This command clears all pending interrupts and error flags. The 8292 will stop waiting for actions to occur (e.g., waiting for ATN to go FALSE in a TCNTR command or waiting for the proper handshake state in a TCSY command). TCI will not be set.

**ABORT** — Abort all operations and Clear Interface (Command = 0F9H)

If the 8292 is not the System Controller this command acts like a NOP and flags a USER ERROR in the Error Flag Register. No TCI will occur.

If the 8292 is the System Controller then IFC is set TRUE for approximately 100  $\mu$ sec and the 8292 becomes the Controller-in-Charge and asserts ATN. TCI will be set, only if the 8292 was NOT the CIC.

**STCNI** — Start Counter Interrupts (Command = 0FEH)

Enables the EV Counter Interrupt. TCI will not be set. Note that the counter must be enabled by a GSEC command.

**SPCNI** — Stop Counter Interrupts (Command = 0F0H)

The 8292 will not generate an EV interrupt when the counter reaches 0. Note that the counter will continue counting. TCI will not be set.

**SREM** — Set Interface to Remote Control (Command = 0F8H)

If the 8292 is the System Controller, it will set REN

and TCI TRUE. Otherwise it only sets the User Error Flag.

**SLOC** — Set Interface to Local Mode (Command = 0F7H)

If the 8292 is the System Controller, it will set REN FALSE and TCI TRUE. Otherwise, it only sets the User Error Flag.

**EXPP** — Execute Parallel Poll (Command = 0F5H)

If not Controller-in-Charge, the 8292 will treat this as a NOP and does not set TCI. If it is the Controller-in-Charge then it sets IDY (EOI & ATN) TRUE and generates a local DAV pulse (that never reaches the GPIB because of gates in the 8293). If the 8291 is configured as a listener, it will capture the Parallel Poll Response byte in its data register. TCI is not generated, the CPU must detect the BI (Byte In) from the 8291. The 8292 will be ready to accept another command before the BI occurs; therefore the 8291's BI serves as a task complete indication.

**GTSB** — Go To Standby (Command = 0F6H)

If the 8292 is not the Controller-in-Charge, it will treat this command as a NOP and does not set TCI TRUE. Otherwise, it goes to Controller Standby State (CSBS), sets ATN FALSE and TCI TRUE. This command is used as part of the Send, Receive, Transfer and Serial Poll System commands (see next section) to allow the addressed talker to send data/status.

If the data transfer does not start within the specified Time-Out, the 8292 sets TOUT2 TRUE in the Error Flag Register and sets SPI (if enabled). The controller continues waiting for a new command. The CPU must decide to wait longer or to regain control and take corrective action.

**GSEC** — Go to Standby and Enable Counting (Command = 0F4H)

This command does the same things as GTSB but also initializes the event counter to the value previously stored in the Event Counter Register (default value is 256) and enables the counter. One may wire the count input to  $\overline{NDAC}$  to count bytes. When the counter reaches zero, it sets EV (and SPI if enabled) in Interrupt Status and will set EV every 256 bytes thereafter. Note that there is a potential loss of count information if the CPU does not respond to the EV/SPI before another 256 bytes have been transferred. TCI will be set at the end of the command.

**TCSY** — Take Control Synchronously (Command = 0FDH)

If the 8292 is not in Standby, it treats this command as a NOP and does not set TCI. Otherwise, it waits

## APPLICATIONS

for the proper handshake state and sets ATN TRUE. The 8292 will set TOUT3 if the handshake never assumes the correct state and will remain in this command until the handshake is proper or a RSTI command is issued. If the 8292 successfully takes control, it sets TCI TRUE.

This is the normal way to regain control at the end of a Send, Receive, Transfer or Serial Poll System Command. If TCSY is not successful, then the controller must try TCAS (see warning below).

**TCAS** — Take Control Asynchronously  
(Command = 0FCH)

If the 8292 is not in Standby, it treats this command as a NOP and does not set TCI. Otherwise, it arbitrarily sets ATN TRUE and TCI TRUE. Note that this action may cause devices on the bus to lose a data byte or cause them to interpret a data byte as a command byte. Both Actions can result in anomalous behavior. TCAS should be used only in emergencies. If TCAS fails, then the System Controller will have to issue an ABORT to clean things up.

**GIDL** — Go to Idle (Command = 0F1H)

If the 8292 is not the Controller in Charge and Active, then it treats this command as a NOP and does not set TCI. Otherwise, it sets ATN FALSE, becomes Not Controller in Charge, and sets TCI TRUE. This command is used as part of the Pass Control System Command.

**TCNTR** — Take (Receive) Control  
(Command = 0FAH)

If the 8292 is not Idle, then it treats this command as a NOP and does not set TCI. Otherwise, it waits for the current Controller-in-Charge to set ATN FALSE. If this does not occur within the specified Time Out, the 8292 sets TOUT1 in the Error Flag Register and sets SPI (if enabled), it will not proceed until ATN goes false or it receives an RSTI command. Note that the Controller in Charge must previously have sent this controller (via the 8291's command pass through register) a Pass Control message. When ATN goes FALSE, the 8292 sets CIC, ATN and TCI TRUE and becomes Active.

### SOFTWARE DRIVER OUTLINE

The set of system commands discussed below is shown in Figure 14. These commands are implemented in software routines executed by the main CPU.

The following section assumes that the Controller is the System Controller and will not Pass Control. This is a valid assumption for 99+% of all controllers. It also assumes that no DMA or Interrupts will be used. SYC (System Control Input)

should not be changed after Power-on in any system — it adds unnecessary complexity to the CPU's software.

In order to use polling with the 8292 one must enable TCI but not connect the pin to the CPU's interrupt pin. TCI must be readable by some means. In this application example it is connected to bit 1 port 6FH on the ZT7488/18. In addition, the other three 8292 interrupt lines and the 8291 interrupt are also on that port (SPI-Bit 2, IBFI-Bit 4, OBF1-Bit 3, 8291 INT-Bit 0).

These drivers assume that only primary addresses will be used on the GPIB. To use secondary addresses, one must modify the test for valid talk/listen addresses (range macro) to include secondaries.

INIT	INITIALIZATION
<b>Talker/Listener</b>	
SEND	SEND DATA
RCV	RECEIVE DATA
XFER	TRANSFER DATA
<b>Controller</b>	
TRIG	GROUP EXECUTE TRIGGER
DCLR	DEVICE CLEAR
SPOL	SERIAL POLL
PPEN	PARALLEL POLL ENABLE
PPDS	PARALLEL POLL DISABLE
PPUN	PARALLEL POLL UNCONFIGURE
PPOL	PARALLEL POLL
PCTL	PASS CONTROL
RCTL	RECEIVE CONTROL
SRQD	SERVICE REQUESTED
<b>System Controller</b>	
REME	REMOTE ENABLE
LOCL	LOCAL
IFCL	ABORT/INTERFACE CLEAR

**Figure 14. Software Driver Routines**

### INITIALIZATION

**8292** — Comes up in Controller Active State when SYC is TRUE. The only initialization needed is to enable the TCI interrupt mask. This is done by writing 0A0H to Port 68H.

**8291** — Disable both the major and minor addresses because the 8291 will never see the 8292's commands/addresses (refer to earlier hardware discussion). This is done by writing 60H and 0E0H to Port 66H.

## APPLICATIONS

Set Address Mode to Talk-only by writing 80H to Port 64H.

Set internal counter to 3 MHz to match the clock input coming from the 8085 by writing 23H to Port 65H. High speed mode for the handshakes will not be used here even though the hardware uses three-state drivers.

No interrupts will be enabled now. Each routine will enable the ones it needs for ease of polling operation. The INT bit may be read through Port 6FH. Clear both interrupt mask registers.

Release the chip's initialization state by writing 0 to Port 65H.

### INIT:

```
Enable-8292           ;Set up Int. pins for Port 6FH
Enable TCI            ;Task complete must be on
Enable-8291           ;In controller usage, the 8291
Disable major address ;Is set to talk only and/or listen only
Disable minor address ;Talk only is our rest state
ton                  ;3 MHz in this ap note example
Clock frequency
All interrupts off   ;Releases 8291 from init. state
Immediate execute pon
```

## TALKER/LISTENER ROUTINES

### Send Data

*SEND*<listener list pointer> <count> <EOS> <data buffer pointer>

This system command sends data from the CPU to one or more devices. The data is usually a string of ASCII characters, but may be binary or other forms as well. The data is device-specific.

My Talk Address (MTA) must be output to satisfy the GPIB requirement of only one talker at a time (any other talker will stop when MTA goes out). The MTA is not needed as far as the 8291 is concerned — it will be put into talk-only mode (ton).

This routine assumes a non-null listener list in that it

always sends Universal Unlisten. If it is desired to send data to the listeners previously addressed, one could add a check for a null list and not send UNL. Count must be 255 or less due to an 8 bit register. This routine also always uses an EOS character to terminate the string output; this could easily be eliminated and rely on the count. Items in brackets ( ) are optional and will not be included in the actual code in Appendix A.

### SEND:

```
Output-to-8291 MTA, UNL ;We will talk, nobody listen
Put EOS into 8291        ;End of string compare character
While 20H ≤ listener ≤ 3EH ;GPIB listen addresses are
  output-to-8291 listener ;"space" thru ">" ASCII
  Increment listen list pointer ;Address all listeners
Output-to-8292 GTSB      ;8292 stops asserting ATN, go to standby
Enable-8291
Output EOI on EOS sent   ;Send EOI along with EOS character
If count < > 0 then      ;Wait for EOS or end of count
  While not (end or count = 0) ;Optionally check for stuck bus-tout 2
  (could check tout 2 here) ;Output all data, one byte at a time
  Output-to-8291 data      ;8085 CREG will count for us
  Increment data buffer pointer
  Decrement count
Output-to-8292 TCSY      ;8292 asserts ATN, take control sync.
(If tout3 then take control async) ;If unable to take control sync.
Enable 8291              ;Restore 8291 to standard condition
No output EOI on EOS sent
Return
```

# APPLICATIONS




Figure 15. Flowchart For Receive Ending Conditions




Figure 16. SEND to "1", "2", ">"; "ABCD"; EOS = "D"

## Receive Data

*RECV*<talker> <count> <EOS> <data buffer pointer>

This system command is used to input data from a device. The data is typically a string of ASCII characters.

This routine is the dual of SEND. It assumes a new talker will be specified, a count of less than 257, and an EOS character to terminate the input. EOI received will also terminate the input. Figure 15 shows the flow chart for the RECV ending conditions. My Listen Address (MLA) is sent to keep the GPIB transactions totally regular to

facilitate analysis by a GPIB logic analyzer like the Ziotech ZT488. Otherwise, the bus would appear to have no listener even though the 8291 will be listening.

Note that although the count may go to zero before the transmission ends, the talker will probably be left in a strange state and may have to be cleared by the controller. The count ending of RECV is therefore used as an error condition in most situations.

# APPLICATIONS

**RECV:**

```

Put EOS into 8291
If 40H ≤ talker ≤ 5EH then
  Output-to-8291 talker
  Increment talker pointer
  Output-to-8291 UNL, MLA
  Enable-8291
  Holdoff on end
  End on EOS received
  lon, reset ton
  Immediate execute pon
Output-to-8292 GTSB
While not (end-or count = 0 (or tout2))

  Input-from-8291 data
  Increment data buffer pointer
  Decrement count
  (If count = 0 then error)
  Output-to-8292 TCSY
  (If Tout3 then take control async.)
  Enable-8291
  No holdoff on end
  No end on EOS received
  ton, reset lon
  Finish handshake
  Immediate execute pon
  Return error-indicator
  
```

```

;End of string compare character
;GPIB talk addresses are
;“@” thru “^” ASCII
;Do this for consistency’s sake
;Everyone except us stop listening

;Stop when EOS character is
;Detected by 8291
;Listen only (no talk)

;8292 stops asserting ATN, go to standby
;wait for EOS or EOI or end of count
;optionally check for stuck bus-tout2
;input data, one byte at a time

;Use 8085 C register as counter
;Count should not occur before end
;8292 asserts ATN take control
;If unable to take control sync.
;Put 8291 back as needed for
;Controller activity and
;Clear holdoff due to end

;Complete holdoff due to end, if any
;Needed to reset lon
  
```




Figure 17. RECV from "R"; EOS = 0DH




Figure 18. XFER from "^" to "1", "2", "+"; EOS = 0DH

## APPLICATIONS

---

### Transfer Data

*XFER* <Talker > <Listener list > <EOS >

This system command is used to transfer data from a talker to one or more listeners where the controller does not participate in the transfer of the ASCII data. This is accomplished through the use of the 8291's continuous acceptor handshake mode while in listen-only.

This routine assumes a device list that has the ASCII talker address as the first byte and the string (one or more) of ASCII listener addresses following. The EOS character or an EOI will cause the controller to take control synchronously and thereby terminate the transfer.

---

#### *XFER:*

```
Output-to-8291: Talker, UNL           ;Send talk address and unlisten
While 20H ≤ listen ≤ 3EH
  Output-to-8291: Listener           ;Send listen address
  Increment listen list pointer
Enable-8291
  lon, no ton                         ;Controller is pseudo listener
  Continuous AH mode                 ;Handshake but don't capture data
  End on EOS received                ;Capture EOS as well as EOI
  Immediate execute PON              ;Initialize the 8291
Put EOS into 8291                    ;Set up EOS character
Output-to-8292: GTSB                 ;Go to standby
                                       ;8292 waits for EOS or EOI and then
Upon end (or tout2) then
  Take control synchronously         ;Regains control
Enable-8291                          ;Go to Ready for Data
  Finish handshake
  Not continuous AH mode
  Not END on EOS received
  ton
  Immediate execute pon
Return
```

---

### CONTROLLER

#### Group Execute Trigger

*TRIG* <Listener list >

This system command causes a group execute trigger (GET) to be sent to all devices on the listener

list. The intended use is to synchronize a number of instruments.

---

#### *TRIG:*

```
Output-to-8291 UNL                   ;Everybody stop listening
While 20H ≤ listener ≤ 3EH           ;Check for valid listen address
  Output-to-8291 Listener             ;Address each listener
  Increment listen list pointer       ;Terminate on any non-valid character
Output-to-8291 GET                   ;Issue group execute trigger
Return
```

---

# APPLICATIONS




Figure 19. TRIG "1", "+"




Figure 20. DCLR "1", "2"

## Device Clear

*DCLR* < Listener list >

This system command causes a device clear (SDC) to be sent to all devices on the listener list. Note that this is not intended to clear the GPIB interface

of the device, but should clear the device-specific logic.

### *DCLR*:

```
Output-to-8291 UNL
While 20H ≤ Listener ≤ 3EH
  Output-to-8291 listener
  Increment listen list pointer
Output-to-8291 SDC
Return
```

```
;Everybody stop listening
;Check for valid listen address
;Address each listener
;Terminate on any non-valid character
;Selective device clear
```

## Serial Poll

*SPOL* < Talker list > < status buffer pointer >

This system command sequentially addresses the designated devices and receives one byte of status from each. The bytes are stored in the buffer in the

same order as the devices appear on the talker list. MLA is output for completeness.



# APPLICATIONS

**SPOL:**

Output-to-8291 UNL, MLA, SPE

While  $40H \leq \text{talker} \leq 5EH$

Output-to-8291 talker  
Increment talker list pointer  
Enable-8291

lon, reset ton  
Immediate execute pon

Output-to-8292 GTSB

Wait for data in (BI)

Output-to-8292 TCSY

Input-from-8291 data

Increment buffer pointer

Enable 8291

ton, reset lon

Immediate execute pon

Output-to-8291 SPD

Return

;Unlisten, we listen, serial poll enable

;Only one byte of serial poll

;Status wanted from each talker

;Check for valid transfer

;Address each device to talk

;One at a time

;Listen only to get status

;This resets ton

;Go to standby

;Serial poll status byte into 8291

;Take control synchronously

;Actually get data from 8291

;Resets lon

;Send serial poll disable after all devices polled




Figure 21. SPOL "Q", "R", "K", "^"




Figure 22. PPEN "2";  $IP_3P_2P_1 = 0111B$

**Parallel Poll Enable**

*PPEN* <Listener list> <Configuration Buffer pointer >

This system command configures one or more devices to respond to Parallel Poll, assuming they implement subset PP1. The configuration information is stored in a buffer with one byte per device in the same order as devices appear on the listener

list. The configuration byte has the format XXXXIP3P2P1 as defined by the IEEE Std. P3P2P1 indicates the bit # to be used for a response and I indicates the assertion value. See Sec. 2.9.3.3 of the Std. for more details.

# APPLICATIONS

**PPEN:**

Output-to-8291 UNL	;Universal unlisten
While 20H ≤ Listener ≤ 3EH	;Check for valid listener
Output-to-8291 listener	;Stop old listener, address new
Output-to-8291 PPC, (PPE or data)	;Send parallel poll info
Increment listener list pointer	;Point to next listener
Increment buffer pointer	;One configuration byte per listener
Return	

**Parallel Poll Disable**

*PPDS* <listener list >

This system command disables one or more devices from responding to a Parallel Poll by issuing a

Parallel Poll Disable (PPD). It does not deconfigure the devices.

**PPDS:**

Output-to-8291 UNL	;Universal Unlisten
While 20H ≤ Listener ≤ 3EH	;Check for valid listener
Output-to-8291 listener	;Address listener
Increment listener list pointer	
Output-to-8291 PPC, PPD	;Disable PP on all listeners
Return	




Figure 23. PPDS "1", "+", ">"




Figure 24. PPUN

## APPLICATIONS

---

### Parallel Poll Unconfigure

#### *PPUN*

This system command deconfigures the Parallel Poll response of all devices by issuing a Parallel Poll Unconfigure message.

---

```
PPUN:
  Output-to-8291 PPU          ;Unconfigure all parallel poll
  Return
```

---

### Conduct a Parallel Poll

#### *PPOL*

This system command causes the controller to conduct a Parallel Poll on the GPIB for approximately 12.5 usec (at 6 MHz). Note that a parallel poll does not use the handshake; therefore, to ensure that the device knows whether or not its positive response

was observed by the controller, the CPU should explicitly acknowledge each device by a device-dependent data string. Otherwise, the response bit will still be set when the next Parallel Poll occurs. This command returns one byte of status.

---

```
PPOL:
  Enable-8291
  lon          ;Listen only
  Immediate execute pon ;This resets ton
  Output-to-8292 EXPP ;Execute parallel poll
  Upon BI      ;When byte is input
  Input-from-8291 data ;Read it
  Enable-8291
  ton          ;Talk only
  Immediate execute pon ;This resets lon
  Return Data (status byte)
```

---

### Pass Control

#### *PCTL* <talker >

This system command allows the controller to relinquish active control of the GPIB to another controller. Normally some software protocol should already have informed the controller to expect this, and under what conditions to return control. The

8291 must be set up to become a normal device and the CPU must handle all commands passed through, otherwise control cannot be returned (see Receive Control below). The controller will go idle.

---

```
PCTL:
  If 40H ≤ talker ≤ 5EH then
  if talker < > MTA then ;Cannot pass control to myself
  output-to-8291 talker, TCT ;Take control message to talker
  Enable-8291              ;Set up 8291 as normal device
  not ton, not lon
  Immediate execute pon    ;Reset ton and lon
  My device address, mode 1 ;Put device number in Register 6
  Undefined command pass through ;Required to receive control
  (Parallel Poll Configuration) ;Optional use of PP
  Output-to-8292 GIDL      ;Put controller in idle
  Return
```

---

# APPLICATIONS




Figure 25. PPOL




Figure 26. PCTL "C"

## Receive Control

### RCTL

This system command is used to get control back from the current controller-in-charge if it has passed control to this inactive controller. Most GPIB systems do not use more than one controller and therefore would not need this routine.

To make passing and receiving control a manageable event, the system designer should specify a

protocol whereby the controller-in-charge sends a data message to the soon-to-be-active controller. This message should give the current state of the system, why control is being passed, what to do, and when to pass control back. Most of these issues are beyond the scope of this Ap Note.

### RCTL:

```

Upon CPT
  If (command=TCT) then
    If TA then
      Enable-8291
      Disable major device number
      ton
      Mask off interrupts
      Immediate execute pon
  
```

```

;Wait for command pass through bit in 8291
;If command is take control and
;We are talker addressed
;Controller will use ton and lon
;Talk only mode
  
```

# APPLICATIONS

<pre> Output-to-8292 TCNTR Enable-8291 Valid command Return valid Else Enable-8291 Invalid command Else Enable-8291 Invalid command Return invalid                 </pre>	<pre> ;Take (receive) control ;Release handshake ;Not talker addr. so TCT not for us ;Not TCT, so we don't care                 </pre>
---	--




Figure 27. RCTL




Figure 28. REME

## Service Request

### *SRQD*

This system command is used to detect the occurrence of a Service Request on the GPIB. One or more devices may assert SRQ simultaneously, and

the CPU would normally conduct a Serial Poll after calling this routine to determine which devices are SRQing.

# APPLICATIONS

```

SRQD:
  If SRQ then                               ;Test 92 status bit
    Output-to-8292 IACK.SRQ                 ;Acknowledge it
    Return SRQ
  Else return no SRQ
    
```

## SYSTEM CONTROLLER

### Remote Enable

#### REME

This system command asserts the Remote Enable line (REN) on the GPIB. The devices will not go remote until they are later addressed to listen by some other system command.

```

REME:
  Output-to-8292 SREM                         ;8292 asserts remote enable line
  Return
    
```

### Local

#### LOCL

This system command deasserts the REN line on the GPIB. The devices will go local immediately.

```

LOCL:
  Output-to-8292 SLOC                         ;8292 stops asserting remote enable
  Return
    
```




Figure 29. LOCL




Figure 30. IFCL

# APPLICATIONS

## Interface Clear/Abort

### IFCL

This system command asserts the GPIB's Interface Clear (IFC) line for at least 100 microseconds. This causes all interface logic in all devices to go to a known state. Note that the device itself may or

may not be reset, too. Most instruments do totally reset upon IFC. Some devices may require a DCLR as well as an IFCL to be completely reset. The (system) controller becomes Controller-in-Charge.

### IFCL:

Output-to-8292 ABORT  
Return

;8292 asserts Interface Clear  
;For 100 microseconds

## INTERRUPTS AND DMA CONSIDERATIONS

The previous sections have discussed in detail how to use the 8291, 8292, 8293 chip set as a GPIB controller with the software operating in a polling mode and using programmed transfer of the data. This is the simplest mode of use, but it ties up the microprocessor for the duration of a GPIB transaction. If system design constraints do not allow this, then either Interrupts and/or DMA may be used to free up processor cycles.

The 8291 and 8292 provide sufficient interrupts that one may return to do other work while waiting for such things as 8292 Task Completion, 8291 Next Byte In, 8291 Last Byte Out, 8292 Service Request

In, etc. The only difficulty lies in integrating these various interrupt sources and their matching routines into the overall system's interrupt structure. This is highly situation-specific and is beyond the scope of this Ap Note.

The strategy to follow is to replace each of the WAIT routines (see Appendix A) with a return to the main code and provide for the corresponding interrupt to bring the control back to the next section of GPIB code. For example WAITO (Wait for Byte Out of 8291) would be replaced by having the BO interrupt enabled and storing the (return) address of the next instruction in a known place. This co-routine structure will then be activated by a BO interrupt. Fig. 31 shows an example of the flow of control.




Figure 31. GPIB Interrupt & Co-Routine Flow of Control

## APPLICATIONS

DMA is also useful in relieving the processor if the average length of a data buffer is long enough to overcome the extra time used to set up a DMA chip. This decision will also be a function of the data rate of the instrument. The best strategy is to use the DMA to handle only the data buffer transfers on SEND and RECV and to do all the addressing and control just as shown in the driver descriptions.

Another major reason for using a DMA chip is to increase the data rate and therefore increase the overall transaction rate. In this case the limiting factor becomes the time used to do the addressing and control of the GPIB using software like that in Appendix A. The data transmission time becomes insignificant at DMA speeds unless extremely long buffers are used.

Refer to Figure 11 for a typical DMA and interrupt based design using the 8291, 8292, 8293. A system like this can achieve a 250K byte transfer rate while under DMA control.

### APPLICATION EXAMPLE

This section will present the code required to operate a typical GPIB instrument set up as shown in Fig. 32. The HP5328A universal counter and the HP3325 function generator are typical of many GPIB devices; however, there are a wide variety of software protocols to be found on the GPIB. The Ziatech ZT488 GPIB analyzer is used to single step the bus to facilitate debugging the system. It also serves as a training/familiarization aid for newcomers to the bus.

This example will set up the function generator to output a specific waveform, frequency and ampli-

tude. It will then tell the counter to measure the frequency and Request Service (SRQ) when complete. The program will then read in the data. The assembled source code will be found at the end of Appendix A.




Figure 32. GPIB Example Configuration

SEND

```
LSTN: "2", COUNT: 15, EOS: 0DH, DATA: "FU1FR37KHAM2VO (CR)"
;SETS UP FUNCTION GEN. TO 37 KHZ SINE, 2 VOLTS PP
;COUNT EQUAL TO # CHAR IN BUFFER
;EOS CHARACTER IS (CR) = 0DH = CARRIAGE RETURN
```

SEND

```
LSTN: "1", COUNT: 6, EOS: "T" DATA: "PR4G7T"
;SETS UP COUNTER FOR P:INITIALIZE, F4: FREQ CHAN A
;            G7:0.1 HZ RESOLUTION, T:TRIGGER AND SRQ
;COUNT IS EQUAL TO # CHAR
```

WAIT FOR SRQ

```
SPOL TALK: "Q", DATA: STATUS 1
;CLEARS THE SRO — IN THIS EXAMPLE ONLY FREQ CTR ASSERTS SRQ
```

```
RECV TALK: "Q", COUNT: 17, EOS: 0AH,
DATA: "+ 37000.0E+0" (CR) (LF)
;GETS 17 BYTES OF DATA FROM COUNTER
;COUNT IS EXACT BUFFER LENGTH
;DATA SHOWN IS TYPICAL HP5328A READING THAT WOULD BE RECEIVED
```



# APPLICATIONS

## CONCLUSION

This Application Note has shown a structured way to view the IEEE 488 bus and has given typical code sequences to make the Intel 8291, 8292, and 8293's behave as a controller of the GPIB. There are other ways to use the chip set, but whatever solution is chosen, it must be integrated into the overall system software.

The ultimate reference for GPIB questions is the IEEE Std 488, -1978 which is available from IEEE, 345 East 47th St., New York, NY, 10017. The ultimate reference for the 8292 is the source listing for it (remember it's a pre-programmed UPI-41A) which is available from INSITE, Intel Corp., 3065 Bowers Ave., Santa Clara, CA 95051.

## APPENDIX A

ISIS-II 8080/8085 MACRO ASSEMBLER, V3.0  
GPIB CONTROLLER SUBROUTINES

```
LOC  OBJ          LINE          SOURCE STATEMENT
                                     1 $TITLE('GPIB CONTROLLER SUBROUTINES')
                                     2 ;
                                     3 ; GPIB CONTROLLER SUBROUTINES
                                     4
                                     5 ;
                                     6 ;          for Intel 8291, 8292 on ZT 7488/18
                                     7 ;          Bert Forbes, Ziatech Corporation
                                     8 ;          2410 Broad Street
                                     9 ;          San Luis Obispo, CA, USA 93401
                                     10 ;
                                     11 ;
                                     12 ;          General Definitions & Equates
                                     13 ;          8291 Control Values
                                     14 ;
1000          15          ORG          1000H          ; For ZT7488/18 w/8085
                                     16 ;
0060          17 PRT91      EQU          60H          ;8291 Base Port #
                                     18 ;
                                     19 ;          Reg #0 Data in & Data.out
0060          20 DIN        EQU          PRT91+0      ;91 Data in reg
0060          21 DOUT      EQU          PRT91+0      ;91 Data out reg
                                     22 ;
                                     23 ;          Reg # 1 Interrupt 1 Constants
0061          24 INT1       EQU          PRT91+1      ;INT Reg 1
0061          25 INTM1     EQU          PRT91+1      ;INT Mask Reg. 1
0002          26 BOM       EQU          02          ;91 BO INTRP Mask
0001          27 BIM       EQU          01          ;91 BI INTRP Mask
0010          28 ENDMK    EQU          10H         ;91 END INTRP Mask
0080          29 CPT       EQU          80H         ;91 command pass thru int bit
                                     30 ;
                                     31 ;          Reg #2 Interrupt 2
0062          32 INT2     EQU          PRT91+2
                                     33 ;
                                     34 ;          Reg #4 Address Mode Constants
0064          35 ADRMD    EQU          PRT91+4      ;91 address mode register #
0080          36 TON       EQU          80H         ;91 talk only mode & not listen only
0040          37 LON       EQU          40H         ;91 listen only & not ton
00C0          38 TLOM    EQU          0C0H        ;91 talk & listen only
0001          39 MODE1    EQU          01          ;mode 1 addressing for device
                                     40
                                     41 ;          Reg #4          (Read) Address Status Register
0064          42 ADRST    EQU          PRT91+4      ;reg #4
0020          43 EOIST    EQU          20H
0002          44 TA       EQU          2
0001          45 LA       EQU          1          ;listener active
                                     46 ;
                                     47 ;          Reg #5          (Write) Auxillary Mode Register
0065          48 AUXMD    EQU          PRT91+5      ;91 auxillary mode register #
0023          49 CLKRT    EQU          23H         ;91 3 Mhz clock input
```

# APPLICATIONS

```

0003      50 FNHSK EQU 03 ;91 finish handshake command
0006      51 SDEOI EQU 06 ;91 send EOI with next byte
0080      52 AXRA EQU 80H ;91 aux. reg A pattern
0001      53 HOHSK EQU 1 ;91 hold off handshake on all bytes
0002      54 HOEND EQU 2 ;91 hold off handshake on end
0003      55 CAHCY EQU 3 ;91 continuous AH cycling
0004      56 EDEOS EQU 4 ;91 end on EOS received
0008      57 EOIS EQU 8 ;91 output EOI on EOS sent
000F      58 VSCMD EQU 0FH ;91 valid command pass through
0007      59 NVCMD EQU 07H ;91 invalid command pass through
00A0      60 AXRB EQU 0A0H ;Aux. reg. B pattern
0001      61 CPTEN EQU 01H ;command pass thru enable
62 ;
63 ; Reg #5 (Read)
0065      64 CPTRG EQU PRT91+5
65 ;
66 ; Reg #6 Address 0/1 reg. constants
0066      67 ADR01 EQU PRT91+6
0060      68 DTDL1 EQU 60H ;Disable major talker & listener
00E0      69 DTDL2 EQU 0E0H ;Disable minor talker & listener
70 ;
0067      71 ; Reg #7 EOS Character Register
72 EOSR EQU PRT91+7
73 ;
74 ;
75 ; 8292 CONTROL VALUES
76 ;
77 ;
78 ;
0068      79 PRT92 EQU PRT91+8 ;8292 Base Port # (CS7)
80 ;
0068      81 INTMR EQU PRT92+0 ;92 INTRP Mask Reg
00A0      82 INTM EQU 0A0H ;TCI
83 ;
0068      84 ERRM EQU PRT92+0 ;92 Error Mask Reg
0001      85 TOUT1 EQU 01 ;92 Time Out for Pass Control
0002      86 TOUT2 EQU 02 ;92 Time Out for Standby
0004      87 TOUT3 EQU 04 ;92 Time Out for Take Control Sync
0068      88 EVREG EQU PRT92+0 ;92 Event Counter Pseudo Reg
0068      89 TOREG EQU PRT92+0 ;92 Time Out Pseudo Reg
90 ;
0069      91 CMD92 EQU PRT92+1 ;92 Command Register
92 ;
0069      93 INTST EQU PRT92+1 ;92 Interrupt Status Reg
0010      94 EVBIT EQU 10H ;Event Counter Bit
0002      95 IBFBT EQU 02 ;Input Buffer Full Bit
0020      96 SRQBT EQU 20H ;Seq bit
97 ;
0068      98 ERFLG EQU PRT92+0 ;92 Error Flag Pseudo Reg
0068      99 CLRST EQU PRT92+0 ;92 Controller Status Pseudo Reg
0068      100 BUSST EQU PRT92+0 ;92 GPIB (Bus) Status Pseudo Reg
0068      101 EVCST EQU PRT92+0 ;92 Event Counter Status Pseudo Reg
0068      102 TOST EQU PRT92+0 ;92 Time Out Status Pseudo Reg
103 ;
104 ; 8292 OPERATION COMMANDS
105 ;
106 ;
00F0      107 SPCNI EQU 0F0H ;Stop Counter Interrupts
00F1      108 GIDL EQU 0F1H ;Go to idle
00F2      109 RSET EQU 0F2H ;Reset
00F3      110 RSTI EQU 0F3H ;Reset Interrupts
00F4      111 GSEC EQU 0F4H ;Goto standby, enable counting
00F5      112 EXPP EQU 0F5H ;Execute parallel poll
00F6      113 GTSB EQU 0F6H ;Goto standby
00F7      114 SLOC EQU 0F7H ;Set local mode
00F8      115 SREM EQU 0F8H ;Set interface to remote
00F9      116 ABORT EQU 0F9H ;Abort all operation, clear interface
00FA      117 TCNTR EQU 0FAH ;Take control (Receive control)
00FC      118 TCASY EQU 0FCH ;Take control asynchronously
00FD      119 TCSY EQU 0FDH ;Take control synchronously
00FE      120 STCNI EQU 0FEH ;Start counter interrupts
121 ;
122 ;

```

# APPLICATIONS

```

123 ;      8292  UTILITY COMMANDS
124 ;
125 ;
00E1      126 WOUT EQU    0E1H ;Write to timeout reg
00E2      127 WEVC EQU    0E2H ;Write to event counter
00E3      128 REVC EQU    0E3H ;Read event counter status
00E4      129 RERF EQU    0E4H ;Read error flag reg
00E5      130 RINM EQU    0E5H ;Read interrupt mask reg
00E6      131 RCST EQU    0E6H ;Read controller status reg
00E7      132 RBST EQU    0E7H ;Read GPIB Bus status reg
00E9      133 RTOUT EQU    0E9H ;Read timeout status reg
00EA      134 RERM EQU    0EAH ;Read error mask reg
000B      135 IACK EQU    0BH  ;Interrupt Acknowledge
136 ;
137 ;
138 ;
139 ;
140 ;
141 ;
006F      142 PRTF EQU    PRT91+0FH ;ZT7488 port 6F for interrupts
0002      143 TCIF EQU    02H  ;Task complete interrupt
0004      144 SPIF EQU    04H  ;Special interrupt
0008      145 OBFF EQU    08H  ;92 Output (to CPU) Buffer full
0010      146 IBFF EQU    10H  ;92 Input (from CPU) Buffer empty
0001      147 BOF  EQU    01H  ;91 Int line (BO in this case)
148 ;
149 ;      GPIB MESSAGES (COMMANDS)
150 ;
0001      151 MDA  EQU    1      ;My device address is 1
0041      152 MTA  EQU    MDA+40H ;My talk address is 1 ("A")
0021      153 MLA  EQU    MDA+20H ;My listen address is 1 ("!")
003F      154 UNL  EQU    3FH  ;Universal unlisten
0008      155 GET  EQU    08   ;Group Execute Trigger
0004      156 SDC  EQU    04H  ;Device Clear
0018      157 SPE  EQU    18H  ;Serial poll enable
0019      158 SPD  EQU    19H  ;Serial poll disable
0005      159 PPC  EQU    05   ;Parallel poll configure
0070      160 PPD  EQU    70H  ;Parallel poll disable
0060      161 PPE  EQU    60H  ;Parallel poll disable
0015      162 PPU  EQU    15H  ;Parallel poll unconfigured
0009      163 TCT  EQU    09   ;Take control (pass control)
164 ;
165 ;      MACRO DEFINITIONS
166 ;
167 ;
168 ;
169 SETF   MACRO          ;Sets flags on A register
-         170   ORA      A
-         171   ENDM
172 ;
173 WAITO  MACRO          ;Wait for last 91 byte to be done
-         174   LOCAL  WAITL
-         175   WAITL: IN    INT1 ;Get Intl status
-         176   ANI    BOM  ;Check for byte out
-         177   JZ     WAITL ;If not, try again
-         178   ENDM    ;until it is
179 ;
180 ;
181 WAITI  MACRO          ;wait for 91 byte to be input
-         182   LOCAL  WAITL
-         183   WAITL: IN    INT1 ;Get INT1 status
-         184   MOV    B,A   ;Save status in B
-         185   ANI    BIM  ;Check for byte in
-         186   JZ     WAITL ;If not, just try again
-         187   ENDM    ;until it is
188 ;
189 WAITX  MACRO          ;Wait for 92's TCI to go false
-         190   LOCAL  WAITL
-         191   WAITL: IN    PRTF
-         192   ANI    TCIF
-         193   JNZ   WAITL
-         194   ENDM
195 ;

```

# APPLICATIONS

```

196 WAITT MACRO
197 LOCAL WAITL
- 198 WAITL: IN PRTF ;Get task complete int,etc.
- 199 ANI TCIF ;Mask it
- 200 JZ WAITL ;Wait for task to be complete
201 ENDM
202
203 RANGE MACRO LOWER,UPPER,LABEL
204 ;Checks for value in range
205 ;branches to label if not
206 ;in range. Falls through if
207 ;lower <= (H)(L) <= upper.
208 ;Get next byte.
- 209 MOV A,M
- 210 CPI LOWER
- 211 JM LABEL
- 212 CPI UPPER+1
- 213 JP LABEL
214 ENDM
215 ;
216 CLRA MACRO
217 XRA A ;A XOR A =0
218 ENDM
219 ;
220 ; All of the following routines have these common
221 ; assumptions about the state of the 8291 & 8292 upon entry
222 ; to the routine and will exit the routine in an identical state.
223 ;
224 ;
225 ; 8291: BO is or has been set,
226 ; All interrupts are masked off
227 ; TON mode, not LA
228 ; No holdoffs in effect or enabled
229 ; No holdoffs waiting for finish command
230 ;
231 ; 8292: ATN asserted (active controller)
232 ; note: RCTL is an exception-- it expects
233 ; to not be active controller
234 ; Any previous task is complete & 92 is
235 ; ready to receive next command.
236 ; 8085: Pointer registers (DE,HL) end one
237 ; beyond last legal entry
238 ;*****
239 ;
240 ;
241 ; INITIALIZATION ROUTINE
242 ;
243 ;INPUTS: None
244 ;OUTPUTS: None
245 ;CALLS: None
246 ;DESTROYS: A,F
247 ;
1000 3EA0 248 INIT: MVI A,INTM ;Enable TCI
1002 D368 249 OUT INTMR ;Output to 92's intr. mask reg
1004 3E60 250 MVI A,DTDL1 ;Disable major talker/listener
1006 D366 251 OUT ADR01
1008 3EE0 252 MVI A,DTDL2 ;Disable minor talker/listener
100A D365 253 OUT ADR01
100C 3E80 254 MVI A,TON ;Talk only mode
100E D364 255 OUT ADRMD
1010 3E23 256 MVI A,CLKRT ;3 MHZ for delay timer
1012 D365 257 OUT AUXMD
258 CLRA
1014 AF 259+ XRA A ;A XOR A =0
1015 D361 260 OUT INT1
1017 D362 261 OUT INT2 ;Disable all 91 mask bits
1019 D365 262 OUT AUXMD ;Immediate execute PON
101B C9 263 RET
264 ;
265 ;*****
266 ;
267 ;
268 ; SEND ROUTINE
269 ;

```

# APPLICATIONS

```

270 ;
271 ;
272 ;           INPUTS:           HL listener list pointer
273 ;           DE data buffer pointer
274 ;           C count-- 0 will cause no data to be sent
275 ;           b EOS character-- software detected
276 ;           OUTPUTS:         none
277 ;           CALLS:           none
278 ;           DESTROYS:        A, C, DE, HL, F
279 ;
280 ;
281 ;
101C 3E41      282 SEND:  MVI    A,MTA    ;Send MTA to turn off any
101E D350      283      OUT    DOUT    ;previous talker
                284      WAITO
1020 DB61      285+??0001: IN     INT1    ;Get Intl status
1022 E602      286+      ANI    BOM     ;Check for byte out
1024 CA2010    287+      JZ     ??0001  ;If not, try again
1027 3E3F      288      MVI    A,UNL    ;Send universal unlisten
1029 D360      289      OUT    DOUT    ;to stop previous listeners
102B 78        290      MOV    A,B     ;Get EOS character
102C D357      291      OUT    EOSR   ;Output it to 8291
                292      while listener.....
293 SEND1:    RANGE 20H,3EH,SEND2 ;Check next listen address
294+          ;Checks for value in range
295+          ;branches to label if not
296+          ;in range. Falls through if
297+          ;lower <= ( (H)(L) ) <= upper.
298+          ;Get next byte.
102E 7E        299+      MOV    A,M     ;
102F FE20      300+      CPI    20H     ;
1031 FA4710    301+      JM     SEND2    ;
1034 FE3F      302+      CPI    3EH+1   ;
1036 F24710    303+      JP     SEND2    ;
                304      WAITO           ;wait for previous listener sent
1039 DB61      305+??0002: IN     INT1    ;Get Intl status
103B E602      306+      ANI    BOM     ;Check for byte out
103D CA3910    307+      JZ     ??0002  ;If not, try again
1040 7E        308      MOV    A,M     ;Get this listener
1041 D350      309      OUT    DOUT    ;Output to GPIB
1043 23        310      INX    H     ;Increment listener list pointer
1044 C32E10    311      JMP    SEND1   ;Loop till non-valid listener
                312      ;Enable 91 ending conditions
                313 SEND2: WAITO           ;wait for lstn addr accepted
1047 DB61      314+??0003: IN     INT1    ;Get Intl status
1049 E602      315+      ANI    BOM     ;Check for byte out
104B CA4710    316+      JZ     ??0003  ;If not, try again
                317      ;WAITO required for early versions
                318      ;of 8292 to avoid GTSB before DAC
104E 3EF6      319      MVI    A,GTSB   ;Goto standby
1050 D369      320      OUT    CMD92   ;
1052 3E88      321      MVI    A,AXRA+EOIS ;Send'EOI with EOS character
1054 D365      322      OUT    AUXMD   ;
                323      WAITX           ;wait for TCI to go false
1056 DB6F      324+??0004: IN     PRTF   ;
1058 E602      325+      ANI    TCIF   ;
105A C25610    326+      JNZ    ??0004  ;
                327      WAITT           ;wait for TCI on GTSB
105D DB6F      328+??0005: IN     PRTF   ;Get task complete int,etc.
105F E602      329+      ANI    TCIF   ;Mask it
1061 CA5D10    330+      JZ     ??0005  ;wait for task to be complete
                331
                332 ;           delete next 3 instructions to make count of 0=256
                333 ;
1064 79        334      MOV    A,C     ;Get count
                335      SETF   ;Set flags
1065 B7        336+      ORA    A     ;
1066 CA8810    337      JZ     SEND5   ;If count=0, send no data
1069 1A        338 SEND3: LDAX  D     ;Get data byte
106A D350      339      OUT    DOUT    ;Output to GPIB
106C B8        340      CMP    B     ;Test EOS ...this is faster
                341      ;and uses less code than using
                342      ;91's END or EOI bits

```

# APPLICATIONS

```

106D CA7F10      343          JZ          SEND5      ;If char = EOS , go finish
                 344 SEND4: WAITO
1070 DB61        345+??0006: IN          INT1       ;Get Intl status
1072 E602        346+          ANI          BOM        ;Check for byte out
1074 CA7010      347+          JZ          ??0006   ;If not, try again
1077 13          348          INX          D          ;Increment buffer pointer
1078 0D          349          DCR          C          ;Decrement count
1079 C26910      350          JNZ          SEND3     ;If count < > 0, go send
107C C38810      351          JMP          SEND6     ;Else go finish
107F 13          352 SEND5: INX          D          ;for consistency
1080 0D          353          DCR          C          ; " "
                 354          WAITO
                                     ;This ensures that the standard entry
1081 DB61        355+??0007: IN          INT1       ;Get Intl status
1083 E602        356+          ANI          BOM        ;Check for byte out
1085 CA8110      357+          JZ          ??0007   ;If not, try again
                 358          ;assumptions for the next subroutine are met
1088 3EFD        359 SEND6: MVI          A,TCSY   ;Take control synchronously
108A D369        360          OUT          CMD92
108C 3E80        361          MVI          A,AXRA   ;Reset send EOI on EOS
108E D365        362          OUT          AUXMD
                 363          WAITX       ;Wait for TCI false
1090 DB6F        364+??0008: IN          PRTF      ;
1092 E602        365+          ANI          TCIF      ;
1094 C29010      366+          JNZ          ??0008   ;
                 367          WAITT       ;Wait for TCI
1097 DB6F        368+??0009: IN          PRTF      ;Get task complete int,etc.
1099 E602        369+          ANI          TCIF      ;Mask it
109B CA9710      370+          JZ          ??0009   ;Wait for task to be complete
109E C9          371          RET
372 ;*****
373 ;
374 ;          RECEIVE ROUTINE
375 ;
376 ;
377 ;INPUT:      HL talker pointer
378 ;          DE data buffer pointer
379 ;          C count (max buffer size) 0 implies 256
380 ;          B EOS character
381 ;OUTPUT:     Fills buffer pointed at by DE
382 ;CALLS:      None
383 ;DESTROYS:   A, BC, DE, HL, F
384 ;
385 ;RETURNS:     A=0 normal termination---EOS detected
386 ;            A=40 Error--- count overrun
387 ;            A<40 or A>5EH Error--- bad talk address
388 ;
389 ;
109F 78          390 RECV:  MOV          A,B      ;Get EOS character
10A0 D367        391          OUT          EOSR     ;Output it to 91
                 392          RANGE      40H,5EH,RECV6
                 393+          ;Checks for value in range
                 394+          ;branches to label if not
                 395+          ;in range. Falls through if
                 396+          ;lower <= ( (H) (L) ) <= upper.
                 397+          ;Get next byte.
10A2 7E          398+          MOV          A,M
10A3 FE40        399+          CPI          40H
10A5 FA3911      400+          JM          RECV6
10A8 FE5F        401+          CPI          5EH+1
10AA F23911      402+          JP          RECV6
                 403          ;valid if 40H<= talk <=5EH
10AD D360        404          OUT          DOUT     ;Output talker to GPIB
10AF 23          405          INX          H          ;Incr pointer for consistency
                 406          WAITO
10B0 DB61        407+??0010: IN          INT1       ;Get Intl status
10B2 E602        408+          ANI          BOM        ;Check for byte out
10B4 CAB010      409+          JZ          ??0010   ;If not, try again
10B7 3E3F        410          MVI          A,UNL     ;Stop other listeners
10B9 D360        411          OUT          DOUT
                 412          WAITO
10BB DB61        413+??0011: IN          INT1       ;Get Intl status
10BD E602        414+          ANI          BOM        ;Check for byte out
10BF CAB10      415+          JZ          ??0011   ;If not, try again

```

## APPLICATIONS

```

10C2 3E21      416      MVI      A,MLA      ;For completeness
10C4 D360      417      OUT      DOUT
10C6 3E86      418      MVI      A,AXRA+HOEND+EDEOS      ;End when
10C8 D365      419      OUT      AUXMD      ;EOS or EOI & Holdoff
420          WAITO
10CA DB61      421+??0012: IN      INT1      ;Get Intl status
10CC E602      422+      ANI      BOM      ;Check for byte out
10CE CACA10    423+      JZ       ??0012   ;If not, try again
10D1 3E40      424      MVI      A,LON      ;Listen only
10D3 D364      425      OUT      ADRMD
426          CLRA      ;Immediate XEQ PON
10D5 AF        427+      XRA      A          ;A XOR A =0
10D6 D365      428      OUT      AUXMD
10D8 3EF6      429      MVI      A,GTSB    ;Goto standby
10DA D359      430      OUT      CMD92
431          WAITX    ;Wait for TCI=0
10DC DB6F      432+??0013: IN      PRTF     ;
10DE E602      433+      ANI      TCIF     ;
10E0 C2DC10    434+      JNZ     ??0013   ;
435          WAITT    ;Wait for TCI=1
10E3 DB6F      436+??0014: IN      PRTF     ;Get task complete int,etc.
10E5 E602      437+      ANI      TCIF     ;Mask it
10EA DB51      439 RECV1: IN      INT1     ;Get 91 Int status (END &/or BI)
10EC 47        440      MOV      B,A      ;Save it in B for BI check later
10ED E610      441      ANI      ENDMK    ;Check for EOS or EOI
10EF C20511    442      JNZ     RECV2    ;Yes end--- go wait for BI
10F2 78        443      MOV      A,B      ;NO, retrieve status &
10F3 E601      444      ANI      BIM      ;check for BI
10F5 CAEA10    445      JZ       RECV1    ;NO, go wait for either END or BI
10F8 DB60      446      IN      DIN      ;YES, BI--- get data
10FA 12        447      STAX     D          ;Store it in buffer
10FB 13        448      INX     D          ;Increment buffer pointer
10FC 0D        449      DCR     C          ;Decrement counter
10FD C2EA10    450      JNZ     RECV1    ;If count < > 0 go back & wait
1100 0640      451      MVI      B,40H    ;Else set error indicator
1102 C31711    452      JMP     RECV5     ;And go take control
453 ;
1105 78        454 RECV2: MOV      A,B      ;Retreive status
1106 E601      455 RECV3: ANI      BIM      ;Check for BI
1108 C21011    456      JNZ     RECV4    ;If BI then go input data
110B DB61      457      IN      INT1     ;Else wait for last BI
110D C30611    458      JMP     RECV3    ;In loop
1110 DB60      459 RECV4: IN      DIN      ;Get data byte
1112 12        460      STAX     D          ;Store it in buffer
1113 13        461      INX     D          ;Incr data pointer
1114 0D        462      DCR     C          ;Decrement count, but ignore it
1115 0600      463      MVI      B,0      ;Set normal completion indicators
464 ;
1117 3EFD      465 RECV5: MVI      A,TCSY   ;Take control synchronously
1119 D369      466      OUT      CMD92
467          WAITX    ;Wait for TCI=0 (7 tcy)
111B DB6F      468+??0015: IN      PRTF     ;
111D E602      469+      ANI      TCIF     ;
111F C21B11    470+      JNZ     ??0015   ;
471          WAITT    ;Wait for TCI=1
1122 DB6F      472+??0016: IN      PRTF     ;Get task complete int,etc.
1124 E602      473+      ANI      TCIF     ;Mask it
1126 CA2211    474+      JZ       ??0016   ;Wait for task to be complete
475 ;
476 ;if timeout 3 is to be checked, the above WAITT should
477 ;be omitted & the appropriate code to look for TCI or
478 ;TOU3 inserted here.
479 ;
1129 3E80      480      MVI      A,AXRA   ;Pattern to clear 91 END conditions
112B D365      481      OUT      AUXMD
112D 3E80      482      MVI      A,TON     ;This bit pattern already in "A"
112F D364      483      OUT      ADRMD    ;Output TON
1131 3E03      484      MVI      A,FNHSK   ;Finish handshake
1133 D365      485      OUT      AUXMD
486          CLRA
1135 AF        487+      XRA      A          ;A XOR A =0
1136 D365      488      OUT      AUXMD    ;Immediate execute PON-Reset LON
1138 78        489      MOV      A,B      ;Get completion character
1139 C9        490 RECV6: RET

```

```

491 ;
492 ;*****
493 ;       XFER ROUTINE
494 ;
495 ;
496 ;INPUTS:       HL device list pointer
497 ;              B EOS character
498 ;OUTPUTS:     None
499 ;CALLS:       None
500 ;DESTROYS:    A, HL, F
501 ;RETURNS:     A=0 normal, A < > 0 bad talker
502 ;
503 ;
504 ;NOTE:         XFER will not work if the talker
505 ;              uses EOI to terminate the transfer.
506 ;              Intel will be making hardware
507 ;              modifications to the 8291 that will
508 ;              correct this problem. Until that time,
509 ;              only EOS may be used without possible
510 ;              loss of the last data byte transferred.
511 XFER:  RANGE   40H,5EH,XFER4 ;Check for valid talker
512+                               ;Checks for value in range
513+                               ;branches to label if not
514+                               ;in range. Falls through if
515+                               ;lower <= ( H)(L) <= upper.
516+                               ;Get next byte.
113A 7E          517+       MOV     A,M
113B FE40        518+       CPI     40H
113D FABB11     519+       JM      XFER4
1140 FE5F        520+       CPI     5EH+1
1142 F2BB11     521+       JP      XFER4
1145 D360        522       OUT     DOUT ;Send it to GPIB
1147 23          523       INX     H ;Incr pointer
                    524       WAITO
1148 DB61        525+??0017: IN     INT1 ;Get Intl status
114A E602        526+       ANI     BOM ;Check for byte out
114C CA4811     527+       JZ      ??0017 ;If not, try again
114F 3E3F        528       MVI     A,UNL ;Universal unlisten
1151 D360        529       OUT     DOUT
                    530 XFER1: RANGE 20H,3EH,XFER2 ;Check for valid listener
                    531+                               ;Checks for value in range
                    532+                               ;branches to label if not
                    533+                               ;in range. Falls through if
                    534+                               ;lower <= ( H)(L) <= upper.
                    535+                               ;Get next byte.
1153 7E          536+       MOV     A,M
1154 FE20        537+       CPI     20H
1156 FA6C11     538+       JM      XFER2
1159 FE3F        539+       CPI     3EH+1
115B F26C11     540+       JP      XFER2
                    541       WAITO
115E DB61        542+??0018: IN     INT1 ;Get Intl status
1160 E602        543+       ANI     BOM ;Check for byte out
1162 CA5E11     544+       JZ      ??0018 ;If not, try again
1165 7E          545       MOV     A,M ;Get listener
1166 D360        546       OUT     DOUT
1168 23          547       INX     H ;Incr pointer
1169 C35311     548       JMP     XFER1 ;Loop until non-valid listener
                    549 XFER2: WAITO
116C DB61        550+??0019: IN     INT1 ;Get Intl status
116E E602        551+       ANI     BOM ;Check for byte out
1170 CA6C11     552+       JZ      ??0019 ;If not, try again
1173 3E87        553       MVI     A,AXRA+CAHCY+EDEOS ;Invisible handshake
1175 D365        554       OUT     AUXMD ;Continuous AH mode
1177 3E40        555       MVI     A,LON ;Listen only
1179 D364        556       OUT     ADRMD
                    557       CLRA
117B AF          558+       XRA     A ;A XOR A =0
117C D365        559       OUT     AUXMD ;Immed. XEQ PON
117E 78          560       MOV     A,B ;Get EOS
117F D367        561       OUT     EOSR ;Output it to 91
1181 3EF6        562       MVI     A,GTSB ;Go to standby
1183 D369        563       OUT     CMD92

```



# APPLICATIONS

```

1185 DB6F      564      WAITX
1187 E602      565+??0020: IN      PRTF
1189 C28511    566+      ANI      TCIF
                    567+      JNZ      ??0020
                    568      WAITT      ;Wait for TCS
118C DB6F      569+??0021: IN      PRTF      ;Get task complete int,etc.
118E E602      570+      ANI      TCIF      ;Mask it
1190 CA8C11    571+      JZ       ??0021 ;Wait for task to be complete
1193 DB61      572 XFER3: IN      INT1      ;Get END status hit
1195 E610      573      ANI      ENDMK     ;Mask it
1197 CA9311    574      JZ       XFER3
119A 3EFD      575      MVI      A,TCSY     ;Take control synchronously
119C D369      576      OUT      CMD92
                    577      WAITX
119E DB6F      578+??0022: IN      PRTF
11A0 E602      579+      ANI      TCIF
11A2 C29E11    580+      JNZ      ??0022
                    581      WAITT      ;Wait for TCI
11A5 DB6F      582+??0023: IN      PRTF      ;Get task complete int,etc.
11A7 E602      583+      ANI      TCIF      ;Mask it
11A9 CAA511    584+      JZ       ??0023 ;Wait for task to be complete
11AC 3E80      585      MVI      A,AXRA     ;Not cont AH or END on EOS
11AE D365      586      OUT      AUXMD
11B0 3E03      587      MVI      A,FNHSK   ;Finish handshake
11B2 D365      588      OUT      AUXMD
11B4 3E80      589      MVI      A,TON      ;Talk only
11B6 D364      590      OUT      ADRMD
                    591      CLRA      ;Normal return A=0
11B8 AF        592+      XRA      A           ;A XOR A =0
11B9 D365      593      OUT      AUXMD     ;Immediate XEQ PON
11BB C9        594 XFER4: RET
                    595 ;
                    596 ;*****
                    597 ;
                    598 ;
                    599 ;          TRIGGER ROUTINE
                    600 ;
                    601 ;
                    602 ;INPUTS:      HL listener list pointer
                    603 ;OUTPUTS:     None
                    604 ;CALLS:       None
                    605 ;DESTROYS:    A, HL, F
                    606 ;
                    607 ;
11BC 3E3F      608 TRIG:  MVI      A,UNL      ;
11BE D360      609      OUT      DOUT      ;Send universal unlisten
                    610 TRIG1: RANGE 20H,3EH,TRIG2 ;Check for valid listen
                    611+      ;Checks for value in range
                    612+      ;branches to label if not
                    613+      ;in range. Falls through if
                    614+      ;lower <= ( .(H)(L) ) <= upper.
                    615+      ;Get next byte.
11C0 7E        616+      MOV      A,M
11C1 FE20      617+      CPI      20H
11C3 FAD911    618+      JM      TRIG2
11C6 FE3F      619+      CPI      3EH+1
11C8 F2D911    620+      JP      TRIG2
                    621      WAITO      ;Wait for UNL to finish
11CB DB61      622+??0024: IN      INT1      ;Get Intl status
11CD E602      623+      ANI      BOM      ;Check for byte out
11CF CACB11    624+      JZ       ??0024 ;if not, try again
11D2 7E        625      MOV      A,M      ;Get listener
11D3 D360      626      OUT      DOUT     ;Send Listener to GPIB
11D5 23        627      INX      H        ;Incr. pointer
11D6 C3C011    628      JMP      TRIG1     ;Loop until non-valid char
                    629 TRIG2: WAITO      ;Wait for last listen to finish
11D9 DB61      630+??0025: IN      INT1      ;Get Intl status
11DB E602      631+      ANI      BOM      ;Check for byte out
11DD CAD911    632+      JZ       ??0025 ;if not, try again
11E0 3E08      633      MVI      A,GET     ;Send group execute trigger
11E2 D360      634      OUT      DOUT     ;to all addressed listeners
                    635      WAITO
11E4 DB61      636+??0026: IN      INT1      ;Get Intl status
11E6 E602      637+      ANI      BOM      ;Check for byte out

```

# APPLICATIONS

```

11E8 CAE411      638+      JZ      ??0026 ;If not, try again
11EB C9          639      RET
640 ;
641 ;*****
642 ;
643 ;DEVICE CLEAR ROUTINE
644 ;
645 ;
646 ;
647 ;INPUTS:      HL listener pointer
648 ;OUTPUT:     None
649 ;CALLS:      None
650 ;DESTROYS:   A, HL, F
651 ;
11EC 3E3F        652 DCLR:  MVI      A,UNL
11EE D360        653      OUT      DOUT
654 DCLR1:  RANGE  20H,3EH,DCLR2
655+ ;
656+ ;Checks for value in range
657+ ;branches to label if not
658+ ;in range. Falls through if
659+ ;lower <= ( H(L) ) <= upper.
660+ ;Get next byte.
11F0 7E          660+      MOV      A,M
11F1 FE20        661+      CPI      20H
11F3 FA0912      662+      JM       DCLR2
11F6 FE3F        663+      CPI      3EH+1
11F8 F20912      664+      JP       DCLR2
665      WAITO
11FB DB61        666+??0027: IN      INT1 ;Get Intl status
11FD E602        667+      ANI      BOM ;Check for byte out
11FF CAFB11      668+      JZ      ??0027 ;If not, try again
1202 7E          669      MOV      A,M
1203 D360        670      OUT      DOUT ;Send listener to GPIB
1205 23          671      INX      H
1206 C3F011      672      JMP      DCLR1
673 DCLR2:  WAITO
1209 DB61        674+??0028: IN      INT1 ;Get Intl status
120B E602        675+      ANI      BOM ;Check for byte out
120D CA0912      676+      JZ      ??0028 ;If not, try again
1210 3E04        677      MVI      A,SDC ;Send device clear
1212 D360        678      OUT      DOUT ;To all addressed listeners
679      WAITO
1214 DB61        680+??0029: IN      INT1 ;Get Intl status
1216 E602        681+      ANI      BOM ;Check for byte out
1218 CA1412      682+      JZ      ??0029 ;If not, try again
121B C9          683      RET
684 ;
685 ;*****
686 ;
687 ; SERIAL POLL ROUTINE
688 ;
689 ;INPUTS:      HL talker list pointer
690 ;             DE status buffer pointer
691 ;OUTPUTS:     Fills buffer pointed to by DE
692 ;CALLS:      None
693 ;DESTROYS:   A, BC, DE, HL, F
694 ;
121C 3E3F        695 SPOL:  MVI      A,UNL ;Universal unlisten
121E D360        696      OUT      DOUT
697      WAITO
1220 DB61        698+??0030: IN      INT1 ;Get Intl status
1222 E602        699+      ANI      BOM ;Check for byte out
1224 CA2012      700+      JZ      ??0030 ;If not, try again
1227 3E21        701      MVI      A,MLA ;My listen address
1229 D360        702      OUT      DOUT
703      WAITO
122B DB61        704+??0031: IN      INT1 ;Get Intl status
122D E602        705+      ANI      BOM ;Check for byte out
122F CA2B12      706+      JZ      ??0031 ;If not, try again
1232 3E18        707      MVI      A,SPE ;Serial poll enable
1234 D360        708      OUT      DOUT ;To be formal about it
709      WAITO
1236 DB61        710+??0032: IN      INT1 ;Get Intl status

```

# APPLICATIONS

```

1238 E602      711+      ANI      BOM      ;Check for byte out
123A CA3612   712+      JZ       ??0032 ;If not, try again
              713 SPOL1: RANGE 40H,5EH,SPOL2 ;Check for valid talker
              714+      ;Checks for value in range
              715+      ;branches to label if not
              716+      ;in range. Falls through if
              717+      ;lower <= ( (H)(L) ) <= upper.
              718+      ;Get next byte.

123D 7E       719+      MOV      A,M
123E FE40     720+      CPI      40H
1240 FA9412   721+      JM       SPOL2
1243 FE5F     722+      CPI      5EH+1
1245 F29412   723+      JP       SPOL2
1248 7E       724      MOV      A,M      ;Get talker
1249 D360     725      OUT     DOUT     ;Send to GPIB
124B 23       726      INX     H        ;Incr talker list pointer
124C 3E40     727      MVI     A,LON    ;Listen only
124E D364     728      OUT     ADRMD
              729      WAITO
1250 DB61     730+??0033: IN     INT1   ;Wait for talk address to complete
1252 E602     731+      ANI      BOM      ;Get Intl status
1254 CA5012   732+      JZ       ??0033   ;Check for byte out
              733      CLRA     ;If not, try again
              734+      XRA      A        ;Pattern for immediate XEQ PON
1257 AF       735      OUT     AUXMD    ;A XOR A =0
1258 D365     736      MVI     A,GTSB   ;Goto standby
125A 3EF6     737      OUT     CMD92
125C D369     738      WAITX   ;Wait for TCI false
125E DB6F     739+??0034: IN     PRTF   ;Wait for TCI
1260 E602     740+      ANI      TCIF    ;Get task complete int,etc.
1262 C25E12   741+      JNZ     ??0034   ;Mask it
              742      WAITT   ;Wait for task to be complete
1265 DB6F     743+??0035: IN     PRTF   ;Wait for status byte input
1267 E602     744+      ANI      TCIF    ;Get INT1 status
1269 CA5512   745+      JZ       ??0035   ;Save status in B
              746      WAITI   ;Check for byte in
126C DB61     747+??0036: IN     INT1   ;If not, just try again
126E 47       748+      MOV     B,A      ;Take control sync
126F E601     749+      ANI     BIM      ;Wait for TCI false
1271 CA6C12   750+      JZ     ??0036   ;Wait for TCI
1274 3EFD     751      MVI     A,TCSY   ;Get task complete int,etc.
1276 D359     752      OUT     CMD92   ;Mask it
              753      WAITX   ;Wait for task to be complete
1278 DB6F     754+??0037: IN     PRTF   ;Wait for status byte input
127A E602     755+      ANI      TCIF    ;Get INT1 status
127C C27812   756+      JNZ     ??0037   ;Save status in B
              757      WAITT   ;Check for byte in
127F DB6F     758+??0038: IN     PRTF   ;If not, just try again
1281 E602     759+      ANI      TCIF    ;Take control sync
1283 CA7F12   760+      JZ     ??0038   ;Wait for TCI
1286 DB60     761      IN      DIN      ;Get task complete int,etc.
1288 12       762      STAX   D        ;Mask it
1289 13       763      INX   D        ;Wait for task to be complete
128A 3E80     764      MVI     A,TON    ;Get serial poll status byte
128C D364     765      OUT     ADRMD   ;Store it in buffer
              766      CLRA     ;Incr pointer
128E AF       767+      XRA     A        ;Talk only for controller
128F D365     768      OUT     ADRMD   ;
              769      CLRA     ;A XOR A =0
1291 C33D12   770      JMP     SPOL1    ;Immeditate XEQ PON
              771      ;      ;CLR LA
              772      ;      ;Go on to next device on list
1294 3E19     773 SPOL2: MVI     A,SPD ;Serial poll disable
1296 D360     774      OUT     DOUT    ;We know BO was set (WAITO above)
              775      WAITO
1298 DB61     775+??0039: IN     INT1   ;Get Intl status
129A E602     776+      ANI      BOM      ;Check for byte out
129C CA9812   777+      JZ       ??0039   ;If not, try again
              778      CLRA     ;A XOR A =0
129F AF       779+      XRA     A        ;Immeditate XEQ PON to clear LA
12A0 D365     780      OUT     AUXMD
12A2 C9       781      RET
              782      ;
              783 ;*****
              784 ;

```

# APPLICATIONS

```

785 ;          PARALLEL POLL ENABLE ROUTINE
786 ;
787 ;INPUTS:      HL listener list pointer
788 ;          DE configuration byte pointer
789 ;OUTPUTS:     None
790 ;CALLS:       None
791 ;DESTROYS:    A, DE, HL, F
792 ;
793 ;
12A3 3E3F      794 PPEN:   MVI   A,UNL   ;Universal unlisten
12A5 D360      795          OUT   DOUT
796 PPEN1:     RANGE  20H,3EH,PPEN2   ;Check for valid listener
797+          ;Checks for value in range
798+          ;branches to label if not
799+          ;in range. Falls through if
800+          ;lower <= ( (H)(L) ) <= upper.
801+          ;Get next byte.
12A7 7E        802+      MOV   A,M
12A8 FE20      803+      CPI   20H
12AA FAD812    804+      JM    PPEN2
12AD FE3F      805+      CPI   3EH+1
12AF F2D812    806+      JP    PPEN2
807          WAITO          ;Valid wait 9l data out reg
12B2 DB61      808+??0040: IN   INT1   ;Get Intl status
12B4 E602      809+      ANI   BOM    ;Check for byte out
12B6 CAB212    810+      JZ    ??0040 ;If not, try again
12B9 7E        811      MOV   A,M    ;Get listener
12BA D350      812      OUT   DOUT
813          WAITO
12BC DB61      814+??0041: IN   INT1   ;Get Intl status
12BE E602      815+      ANI   BOM    ;Check for byte out
12C0 CABC12    816+      JZ    ??0041 ;If not, try again
12C3 3E05      817      MVI   A,PPC  ;Parallel poll configure
12C5 D350      818      OUT   DOUT
819          WAITO
12C7 DB61      820+??0042: IN   INT1   ;Get Intl status
12C9 E602      821+      ANI   BOM    ;Check for byte out
12CB CAC712    822+      JZ    ??0042 ;If not, try again
12CE 1A        823      LDAX  D      ;Get matching configuration byte
12CF F660      824      ORI   PPE    ;Merge with parallel poll enable
12D1 D360      825      OUT   DOUT
12D3 23        826      INX  H      ;Incr pointers
12D4 13        827      INX  D
12D5 C3A712    828      JMP   PPEN1   ;Loop until invalid listener char
829 PPEN2:     WAITO
12D8 DB61      830+??0043: IN   INT1   ;Get Intl status
12DA E602      831+      ANI   BOM    ;Check for byte out
12DC CAD812    832+      JZ    ??0043 ;If not, try again
12DF C9        833      RET
834 ;
835 ;PARALLEL POLL DISABLE ROUTINE
836 ;
837 ;INPUTS:      HL listener list pointer
838 ;OUTPUTS:     None
839 ;CALLS:       None
840 ;DESTROYS:    A, HL, F
841 ;
12E0 3E3F      842 PPDS:   MVI   A,UNL   ;Universal unlisten
12E2 D350      843          OUT   DOUT
844 PPDS1:     RANGE  20H,3EH,PPDS2   ;Check for valid listener
845+          ;Checks for value in range
846+          ;branches to label if not
847+          ;in range. Falls through if
848+          ;lower <= ( (H)(L) ) <= upper.
849+          ;Get next byte.
12E4 7E        850+      MOV   A,M
12E5 FE20      851+      CPI   20H
12E7 FAFD12    852+      JM    PPDS2
12EA FE3F      853+      CPI   3EH+1
12EC F2FD12    854+      JP    PPDS2
855          WAITO
12EF DB61      856+??0044: IN   INT1   ;Get Intl status
12F1 E602      857+      ANI   BOM    ;Check for byte out
12F3 CAEF12    858+      JZ    ??0044 ;If not, try again

```

# APPLICATIONS

```

12F6 7E          859      MOV      A,M      ;Get listener
12F7 D360        860      OUT      DOUT
12F9 23          861      INX      H        ;Incr pointer
12FA C3E412      862      JMP      PPDS1    ;Loop until invalid listener
                  863 PPDS2:  WAITO
12FD DB61        864+??0045: IN      INT1    ;Get Intl status
12FF E602        865+      ANI      BOM      ;Check for byte out
1301 CAFD12      866+      JZ       ??0045   ;If not, try again
1304 3E05        867      MVI      A,PPC   ;Parallel poll configure
1306 D360        868      OUT      DOUT
                  869      WAITO
1308 DB61        870+??0046: IN      INT1    ;Get Intl status
130A E602        871+      ANI      BOM      ;Check for byte out
130C CA0813      872+      JZ       ??0046   ;If not, try again
130F 3E70        873      MVI      A,PPD   ;Parallel poll disable
1311 D360        874      OUT      DOUT
                  875      WAITO
1313 DB61        876+??0047: IN      INT1    ;Get Intl status
1315 E602        877+      ANI      BOM      ;Check for byte out
1317 CA1313      878+      JZ       ??0047   ;If not, try again
131A C9          879      RET
                  880 ;
                  881 ;          PARALLEL POLL UNCONFIGURE ALL ROUTINE
                  882 ;
                  883 ;
                  884 ;INPUTS:      None
                  885 ;OUTPUTS:     None
                  886 ;CALLS:       None
                  887 ;DESTROYS:   A, F
                  888 ;
131B 3E15        889 PPUN:  MVI      A,PPU   ;Parallel poll unconfigure
131D D360        890      OUT      DOUT
                  891      WAITO
131F DB61        892+??0048: IN      INT1    ;Get Intl status
1321 E602        893+      ANI      BOM      ;Check for byte out
1323 CA1F13      894+      JZ       ??0048   ;If not, try again
1326 C9          895      RET
                  896 ;
                  897 ;*****
                  898 ;
                  899 ;CONDUCT A PARALLEL POLL
                  900 ;
                  901 ;
                  902 ;INPUTS:      None
                  903 ;OUTPUTS:     None
                  904 ;CALLS:       None
                  905 ;DESTROYS:   A, B, F
                  906 ;RETURNS:    A= parallel poll status byte
                  907 ;
1327 3E40        908 PPOL:  MVI      A,LON   ;Listen only
1329 D364        909      OUT      ADRMD
                  910      CLRA      ;Immediate XEQ PON
132B AF          911+      XRA      A        ;A XOR A =0
132C D365        912      OUT      AUXMD   ;Reset TON
132E 3EF5        913      MVI      A,EXPP   ;Execute parallel poll
1330 D369        914      OUT      CMD92
                  915      WAITI    ;Wait for completion= BI on 91
1332 DB61        916+??0049: IN      INT1    ;Get INT1 status
1334 47          917+      MOV      B,A      ;Save status in B
1335 E601        918+      ANI      BIM      ;Check for byte in
1337 CA3213      919+      JZ       ??0049   ;If not, just try again
133A 3E80        920      MVI      A,TON   ;Talk only
133C D364        921      OUT      ADRMD
                  922      CLRA      ;Immediate XEQ PON
133E AF          923+      XRA      A        ;A XOR A =0
133F D365        924      OUT      AUXMD   ;Reset LON
1341 DB60        925      IN       DIN      ;Get PP byte
1343 C9          926      RET
                  927 ;
                  928 ;*****
                  929 ;PASS CONTROL ROUTINE
                  930 ;
                  931 ;INPUTS:      HL pointer to talker
                  932 ;OUTPUTS:     None

```

# APPLICATIONS

```

933 ;CALLS:          None
934 ;DESTROYS:      A, HL, F
935 PCTL:   RANGE   40H,5EH,PCTL1 ;Is it a valid talker ?
936+           ;Checks for value in range
937+           ;branches to label if not
938+           ;in range. Falls through if
939+           ;lower <= ( H ) (L ) <= upper.
940+           ;Get next byte.
1344 7E          941+     MOV     A,M
1345 FE40        942+     CPI     40H
1347 FABA13     943+     JM     PCTL1
134A FE5F        944+     CPI     5EH+1
134C F28A13     945+     JP     PCTL1
134F FE41        946     CPI     MTA ;Is it my talker address
1351 CABA13     947     JZ     PCTL1 ;Yes, just return
1354 D360        948     OUT    DOUT ;Send on GPIB
          949     WAITO
1356 DB61        950+??0050: IN     INT1 ;Get Intl status
1358 E602        951+     ANI    BOM ;Check for byte out
135A CA5613     952+     JZ     ??0050 ;If not, try again
135D 3E09        953     MVI    A,TCT ;Take control message
135F D360        954     OUT    DOUT
          955     WAITO
1361 DB61        956+??0051: IN     INT1 ;Get Intl status
1363 E602        957+     ANI    BOM ;Check for byte out
1365 CA6113     958+     JZ     ??0051 ;If not, try again
1368 3E01        959     MVI    A,MODE1 ;Not talk only or listen only
136A D364        960     OUT    ADRMD ;Enable 91 address mode 1
          961     CLRA
136C AF          962+     XRA     A ;A XOR A =0
136D D365        963     OUT    AUXMD ;Immediate XEQ PON.
136F 3E01        964     MVI    A,MDA ;My device address
1371 D366        965     OUT    ADR01 ;enabled to talk and listen
1373 3EA1        966     MVI    A,AXRB+CPTEN ;Command pass thru enable
1375 D365        967     OUT    AUXMD
968 ;*****optional PP configuration goes here*****
1377 3EF1        969     MVI    A,GIDL ;92 go idle command
1379 D369        970     OUT    CMD92
          971     WAITX
137B DB6F        972+??0052: IN     PRTF
137D E602        973+     ANI    TCIF
137F C27B13     974+     JNZ    ??0052
          975     WAITT ;Wait for TCI
1382 DB6F        976+??0053: IN     PRTF ;Get task complete int,etc.
1384 E602        977+     ANI    TCIF ;Mask it
1386 CA8213     978+     JZ     ??0053 ;Wait for task to be complete
1389 23          979     INX    H
138A C9          980 PCTL1: RET
          981 ;
          982 ;
          983 ;*****
          984 ;
          985 ;RECEIVE CONTROL ROUTINE
          986 ;
          987 ;INPUTS:          None
          988 ;OUTPUTS:         None
          989 ;CALLS:           None
          990 ;DESTROYS:        A, F
          991 ;RETURNS:         0= invalid (not take control to us or CPT bit not on)
          992 ;                 < > 0 = valid take control-- 92 will now be in control
          993 ;NOTE:          THIS CODE MUST BE TIGHTLY INTEGRATED INTO ANY USER
          994 ;                 SOFTWARE THAT FUNCTIONS WITH THE 8291 AS A DEVICE.
          995 ;                 NORMALLY SOME ADVANCE WARNING OF IMPENDING PASS
          996 ;                 CONTROL SHOULD BE GIVEN TO US BY THE CONTROLLER
          997 ;                 WITH OTHER USEFUL INFO. THIS PROTOCOL IS SITUATION
          998 ;                 SPECIFIC AND WILL NOT BE COVERED HERE.
          999 ;
1000 ;
138B DB51        1001 RCTL:  IN     INT1 ;Get INT1 req (i.e. CPT etc.)
138D E680        1002     ANI    CPT ;Is command pass thru on ?
138F CACF13     1003     JZ     RCTL2 ;No, invalid-- go return
1392 DB65        1004     IN     CPTRG ;Get command
1394 FE09        1005     CPI     TCT ;Is it take control ?

```

## APPLICATIONS

```

1396 C2CA13      1006      JNZ      RCTL1      ;No, go return invalid
1399 DB64        1007      IN       ADR5T      ;Get address status
139B E602        1008      ANI      TA        ;Is TA on ?
139D CACA13      1009      JZ       RCTL1      ;No -- go return invalid
13A0 3E60        1010      MVI      A,DTDL1    ;Disable talker listener
13A2 D366        1011      OUT      ADR01
13A4 3E80        1012      MVI      A,TON      ;Talk only
13A6 D364        1013      OUT      ADRMD
                1014      CLRA
13A8 AF          1015+     XRA      A          ;A XOR A =0
13A9 D361        1016      OUT      INT1      ;Mask off INT bits
13AB D362        1017      OUT      INT2
13AD D365        1018      OUT      AUXMD
13AF 3EFA        1019      MVI      A,TCNTR    ;Take (receive) control 92 command
13B1 D369        1020      OUT      CMD92
13B3 3E0F        1021      MVI      A,VSCMD    ;Valid command pattern for 91
13B5 D365        1022      OUT      AUXMD
                1023 ;***** optional TOUT1 check could be put here *****
                1024      WAITX
13B7 DB6F        1025+??0054: IN      PRTF
13B9 E602        1026+     ANI      TCIF
13BB C2B713      1027+     JNZ      ??0054
                1028      WAITT      ;Wait for TCI
13BE DB6F        1029+??0055: IN      PRTF      ;Get task complete int,etc.
13C0 E602        1030+     ANI      TCIF      ;Mask it
13C2 CABE13      1031+     JZ       ??0055    ;Wait for task to be complete
13C5 3E09        1032      MVI      A,TCT      ;Valid return pattern
13C7 C3CF13      1033      JMP      RCTL2
13CA 3E0F        1034 RCTL1: MVI      A,VSCMD ;Acknowledge CPT
13CC D365        1035      OUT      AUXMD
                1036      CLRA      ;Error return pattern
13CE AF          1037+     XRA      A          ;A XOR A =0
13CF C9          1038 RCTL2: RET
                1039 ;
                1040 ;*****
                1041 ;
                1042 ;          SRQ ROUTINE
                1043 ;
                1044 ;INPUTS:      None
                1045 ;OUTPUTS:     None
                1046 ;CALLS:       None
                1047 ;RETURNS:     A= 0 no SRQ
                1048 ;                  A < > 0 SRQ occurred
                1049 ;
                1050 ;
13D0 DB69        1051 SRQD:  IN      INTST    ;Get 92's INTRQ status
13D2 E620        1052      ANI      SRQBT    ;Mask off SRQ
13D4 CAE213      1053      JZ       SRQD2    ;Not set--- go return
13D7 F60B        1054      ORI      IACK     ;Set--- must clear it with IACK
13D9 D369        1055      OUT      CMD92
13DB DB69        1056 SRQD1: IN      INTST    ;Get IBF
13DD E602        1057      ANI      IBFBT    ;Mask it
13DF CADB13      1058      JZ       SRQD1    ;Wait if not set
13E2 C9          1059 SRQD2: RET
                1060 ;
                1061 ;*****
                1062 ;
                1063 ;REMOTE ENABLE ROUTINE
                1064 ;
                1065 ;INPUTS:      None
                1066 ;OUTPUTS:     None
                1067 ;CALLS:       NONE
                1068 ;DESTROYS:   A, F
                1069 ;
13E3 3EF8        1070 REME:  MVI      A,SREM
13E5 D369        1071      OUT      CMD92    ;92 asserts remote enable
                1072      WAITX      ;Wait for TCI = 0
13E7 DB6F        1073+??0056: IN      PRTF
13E9 E602        1074+     ANI      TCIF
13EB C2E713      1075+     JNZ      ??0056
                1076      WAITT      ;Wait for TCI
13EE DB6F        1077+??0057: IN      PRTF      ;Get task complete int,etc.
13F0 E602        1078+     ANI      TCIF      ;Mask it
13F2 CABE13      1079+     JZ       ??0057    ;Wait for task to be complete

```

# APPLICATIONS

```

13F5 C9      1080      RET
             1081 ;
             1082 ;*****
             1083 ;
             1084 ;LOCAL ROUTINE
             1085 ;
             1086 ;
             1087 ;INPUTS:      None
             1088 ;OUTPUTS:     None
             1089 ;CALLS:       None
             1090 ;DESTROYS:    A, F
             1091 ;
13F6 3EF7    1092 LOCL:  MVI      A,SLOC
13F8 D369    1093      OUT      CMD92 ;92 stops asserting remote enable
             1094      WAITX   ;Wait for TCI =0
             1095+??0058: IN      PRTF
13FA DB6F    1096+      ANI      TCIF
13FC E602    1097+      JNZ      ??0058
13FE C2FA13  1098      WAITT   ;Wait for TCI
             1099+??0059: IN      PRTF ;Get task complete int,etc.
1401 DB6F    1100+      ANI      TCIF ;Mask it
1403 E602    1101+      JZ       ??0059 ;Wait for task to be complete
1405 CA0114  1102      RET
1408 C9      1103 ;
             1104 ;*****
             1105 ;
             1106 ;INTERFACE CLEAR / ABORT ROUTINE
             1107 ;
             1108 ;
             1109 ;INPUTS:      None
             1110 ;OUTPUTS:     None
             1111 ;CALLS:       None
             1112 ;DESTROYS:    A, F
             1113 ;
             1114 ;
1409 3EF9    1115 IFCL:  MVI      A,ABORT
140B D369    1116      OUT      CMD92 ;Send IFC
             1117      WAITX   ;Wait for TCI =0
             1118+??0060: IN      PRTF
140D DB6F    1119+      ANI      TCIF
140F E602    1120+      JNZ      ??0060
1411 C20D14  1121      WAITT   ;Wait for TCI
             1122+??0061: IN      PRTF ;Get task complete int,etc.
1414 DB6F    1123+      ANI      TCIF ;Mask it
1416 E602    1124+      JZ       ??0061 ;Wait for task to be complete
1418 CA1414  1125 ;Delete both WAITX & WAITT if this routine
             1126 ;is to be called while the 3292 is
             1127 ;Controller-in-Charge. If not C.I.C. then
             1128 ;TCI is set, else nothing is set (IFC is sent)
             1129 ;and the WAIT'S will hang forever
141B C9      1130      RET
             1132 ;

```



# APPLICATIONS

```

1133 ;APPLICATION EXAMPLE CODE FOR 8085
1134 ;
0032 1135 FGDNL EQU '2' ;Func gen device num "2" ASCII,1stn
0031 1136 FCDNL EQU '1' ;Freq ctr device num "1" ASCII,1stn
0051 1137 FCDNT EQU 'Q' ;Freq ctr talk address
000D 1138 CR EQU 0DH ;ASCII carriage return
000A 1139 LF EQU 0AH ;ASCII line feed
00FF 1140 LEND EQU 0FFH ;List end for Talk/Listen lists
0040 1141 SRQM EQU 40H ;Bit indicating device sent SRQ
1142 ;
141C 46553146 1143 FGDATA: DB 'F1LFR37KHAM2VO',CR ;Data to set up func. gen
1420 5233374B
1424 48414D32
1428 564F
142A 0D
000F 1144 LIM1 EQU 15 ;Buffer length
142B 50463447 1145 FCDATA: DB 'PF4G7T' ;Data to set up freq ctr
142F 3754
0006 1146 LIM2 EQU 6 ;Buffer length
1431 31 1147 LL1: DB FCDNL,LEND ;Listen list for freq ctr
1432 FF
1433 32 1148 LL2: DB FGDNL,LEND ;Listen list for func. gen
1434 FF
1435 51 1149 TL1: DB FCDNT,LEND ;Talk list for freq ctr
1436 FF

1150 ;
1151 ;SETUP FUNCTION GENERATOR
1152 MVI B,CR ;EOS
1439 0E0F 1153 MVI C,LIM1 ;Count
143B 111C14 1154 LXI D,FGDATA ;Data pointer
143E 213314 1155 LXI H,LL2 ;Listen list pointer
1441 CD1C10 1156 CALL SEND
1157 ;
1158 ;SETUP FREQ COUNTER
1159 ;
1444 0654 1160 MVI B,'T' ;EOS
1446 0E06 1161 MVI C,LIM2 ;Count
1448 112B14 1162 LXI D,FCDATA ;Data pointer
144B 213114 1163 LXI H,LL1 ;Listen list pointer
144E CD1C10 1164 CALL SEND
1165 ;
1166 ;WAIT FOR SRQ FROM FREQ CTR
1167 ;
1451 CDD013 1168 LOOP: CALL SRQD ;Has SRQ occurred ?
1454 CA5114 1169 JZ LOOP ;No, wait for it
1170 ;
1171 ;SERIAL POLL TO CLEAR SRQ
1172 ;
1457 11003C 1173 LXI D,SPBYTE ;Buffer pointer
145A 213514 1174 LXI H,TL1 ;Talk list pointer
145D CD1C12 1175 CALL SPOL
1460 1B 1176 DCX D ;Backup buffer pointer to ctr byte
1461 1A 1177 LDAX D ;Get status byte
1462 E640 1178 ANI SRQM ;Did ctr assert SRQ ?
1464 CA7714 1179 JZ ERROR ;Ctr should have said yes
1180 ;
1181 ;RECEIVE READING FROM COUNTER
1182 ;
1467 060A 1183 MVI B,LF ;EOS
1469 0E11 1184 MVI C,LIM3 ;Count
146B 213514 1185 LXI H,TL1 ;Talk list pointer
146E 11013C 1186 LXI D,FCDATI ;Data in buffer pointer
1471 CD9F10 1187 CALL RECV
1474 C27714 1188 JNZ ERROR
1189 ;
1190 ;***** rest of user processing goes here *****
1191 ;
1192 ;
1477 00 1193 ERROR: NOP ;User dependant error handling
1194 ; ETC.
1195 ORG 3C00H
1477 00 1195 SPBYTE: DS 1 ;Location for serial poll byte
0011 1197 LIM3 EQU 17 ;Max freq counter input

```

# APPLICATIONS

3C01                    1198 FCDATI: DS            LIM3            ;Freq ctr input buffer  
 1199                                       END

**PUBLIC SYMBOLS**

**EXTERNAL SYMBOLS**

**USER SYMBOLS**

ABORT	A 00F9	ADR01	A 0056	ADRMD	A 0054	ADRST	A 0054	AUXMD	A 0055	AXRA	A 0080	AXRB	A 00A0
BIM	A 0001	HOF	A 0001	BOM	A 0002	BUSST	A 0058	CAHCY	A 0003	CLKRT	A 0023	CLRA	+ 0007
CLRST	A 0068	CMD92	A 0069	CPT	A 0080	CPTEN	A 0001	CPTRG	A 0055	CR	A 0000	DCL	A 0014
DCLR	A 11E6	DCLR1	A 11F0	DCLR2	A 1209	DIN	A 0050	DOUT	A 0050	DTDL1	A 0050	DTDL2	A 00E0
EDEOS	A 0004	ENDMK	A 0010	EOIS	A 0008	EOIST	A 0020	EOSR	A 0057	ERFLG	A 0058	ERRM	A 0068
ERROR	A 1477	EVBIT	A 0010	EVCSA	A 0068	EVREG	A 0068	EXPP	A 00F5	FCDATA	A 1428	FCDATI	A 3C01
FCDNL	A 0031	FCDNT	A 0051	FGDATA	A 141C	FGDNL	A 0032	FNHSA	A 0003	GET	A 0008	GIDL	A 00F1
GSEC	A 00F4	GTS8	A 00F6	HGEND	A 0002	HOHSA	A 0001	IACK	A 000B	IBF8T	A 0002	IBFF	A 0010
IFCL	A 1009	INIT	A 1000	INT1	A 0051	INT2	A 0052	INTM	A 00A0	INTM1	A 0051	INTMR	A 0068
INTST	A 0069	LA	A 0001	LEND	A 00FF	LF	A 000A	LIM1	A 000F	LIM2	A 0005	LIM3	A 0011
LL1	A 1431	LL2	A 1433	LOCL	A 13F4	LON	A 0040	LOOP	A 1451	MDA	A 0001	MLA	A 0021
MODE1	A 0001	MTA	A 0041	NVCMD	A 0007	OBFF	A 0008	PCTL	A 1344	PCTL1	A 138A	PPC	A 0005
PPD	A 0070	PPDS	A 12E0	PPDS1	A 12E4	PPDS2	A 12FD	PPE	A 0050	PPEN	A 12A3	PPEN1	A 12A7
PPEN2	A 12D8	PPOL	A 1327	PPU	A 0015	PPUN	A 131B	PRT91	A 0050	PRT92	A 0050	PRTF	A 006F
RANGE	+ 0005	RBST	A 00E7	RCST	A 00E6	RCTL	A 1388	RCTL1	A 13CA	RCTL2	A 13CF	RECV	A 109F
RECV1	A 10EA	RECV2	A 1105	RECV3	A 1105	RECV4	A 1110	RFCV5	A 1117	RECV6	A 1139	REME	A 13E3
REF	A 00E4	RERM	A 00EA	REVC	A 00E3	RINM	A 00E5	RSET	A 00F2	RSTI	A 00F3	RTOUT	A 00E9
SDEOI	A 0006	SEND	A 101C	SEND1	A 102E	SEND2	A 1047	SEND3	A 1059	SEND4	A 1070	SEND5	A 107F
SEND6	A 1088	SETF	+ 0003	SLOC	A 00F7	SPBYTE	A 3C00	SPCNI	A 00F0	SPD	A 0019	SPE	A 0018
SIIF	A 0004	SPOL	A 121C	SPOL1	A 123D	SPOL2	A 1294	SREM	A 00F8	SROBT	A 0020	SRQD	A 13D0
SRQD1	A 13DB	SRQD2	A 13E2	SRQ8	A 0040	STCNI	A 00FE	TA	A 0002	TCASY	A 00FC	TCIF	A 0002
TGNTR	A 00FA	TCSY	A 00FD	TCT	A 0009	TLL	A 1435	TLON	A 00C0	TON	A 0000	TORG	A 0068
TOST	A 0058	TOUT1	A 0001	TOUT2	A 0002	TOUT3	A 0004	TRIG	A 118C	TRIG1	A 11C0	TRIG2	A 11D9
UHL	A 003F	VSCMD	A 000F	WAITI	+ 0002	WAITO	+ 0001	WAITT	+ 0004	WAITX	+ 0003	WEVC	A 00E2
WOUT	A 00E1	XFER	A 113A	XFER1	A 1153	XFER2	A 116C	XFER3	A 1193	XFER4	A 118B		

ASSEMBLY COMPLETE, NO ERRORS

## APPENDIX B

### TEST CASES FOR THE SOFTWARE DRIVERS

The following test cases were used to exercise the software routines and to check their action. To provide another device/controller on the GPIB a ZT488 GPIB Analyzer was used. This analyzer

acted as a talker, listener or another controller as needed to execute the tests. The sequence of outputs are shown with each test. All numbers are hexadecimal.

#### SEND TEST CASES

B = 44	44	44
C = 30	2	0
DE = 3E80	3E80	3E80
HL = 3E70	3E70	3E70
3E70: 20 30 3E 3F		
3E80: 11 44		
GPIB output:	41 ATN	41 ATN
	3F ATN	3F ATN
	20 ATN	20 ATN
	30 ATN	30 ATN
	3E ATN	3E ATN
	11	
	44 EOI	
Ending B = 44	44	44
Ending C = 2E	0	0
Ending DE = 3E82	3E82	3E80
Ending HL = 3E73	3E73	3E73

#### RECEIVE TEST CASES

B = 44	44	44	44	44	44	44
C = 30	30	30	30	4	4	0=256
DE = 3E80	3E80	3E80	3E80	3E80	3E80	3E80
HL = 3E70	3E70	3E70	3E70	3E70	3E70	3E70
3E70: 40	50	5E	5F	40	40	40
GPIB output:	40 ATN	50 ATN	5E ATN		40 ATN	40 ATN
	3F ATN	3F ATN	3F ATN		3F ATN	3F ATN
	21 ATN	21 ATN	21 ATN		21 ATN	21 ATN
ZT488 Data	1	1	1	1	11	1
In	2	2	2	2	22	2
	3	3	3	3	33	3
	4	4	44,EOI	4	44	44
	44	5,EOI				
Ending A = 0	0	0	5F	40	0	0
Ending B = 0	0	0	44	40	0	0
Ending C = 2B	2B	2C	30	0	0	FC
Ending DE = 3E85	3E85	3E84	3E80	3E84	3E84	3E84
Ending HL = 3E71	3E71	3E71	3E70	3E71	3E71	3E71

#### SERIAL POLL TEST CASES

C = 30	C = 30
DE = 3E80	DE = 3E80
HL = 3E70	HL = 3E70
3E70: 40	3E70: 5F
50	GPIB output: 3F ATN
5E	21 ATN
5F	18 ATN

# APPLICATIONS

GPIB output: 3F ATN 19 ATN  
output: 21 ATN Ending C = 30  
output: 18 ATN Ending DE = 3E80  
output: 40 ATN Ending HL = 3E70  
input\*: 00  
output: 50 ATN  
input\*: 41  
output: 5E ATN  
input\*: 7F  
output: 19 ATN

\*NOTE: leave ZT488 in single step mode even on input

Ending C = 30  
Ending DE = 3E83  
Ending HL = 3E73  
Ending 3E80: 00 41 7F

## PASS CONTROL TEST CASES

HL = 3E70 3E70 3E70  
3E70: 40 41(MTA) 5F  
GPIB output: 40 ATN  
09 ATN  
— ATN  
Ending HL = 3E71 3E70 3E70  
Ending A = 02 41(MTA) 5F

## RECEIVE CONTROL TEST CASES

GPIB input 10 ATN 40 ATN 41 ATN  
ATN 09 ATN 09 ATN  
Run Receive Control  
GPIB Input ATN ATN  
Ending A = 0 0 09

## PARALLEL POLL ENABLE TEST CASES

DE = 3E80 3E80  
HL = 3E70 3E70  
3E70: 20 30 3E 3F 3F  
3E80: 01 02 03  
GPIB output: 3F ATN 3F ATN  
20 ATN  
05 ATN  
61 ATN  
30 ATN  
05 ATN  
62 ATN  
3E ATN  
05 ATN  
63 ATN  
Ending DE = 3E83 3E80  
Ending HL = 3E73 3E70

## PARALLEL POLL DISABLE TEST CASES

HL = 3E70 3E70  
3E70: 20 30 3E 3F 3F

## APPLICATIONS

---

GPIB output: 3F ATN                    3F ATN  
              20 ATN                    05 ATN  
              30 ATN                    70 ATN  
              3E ATN  
              05 ATN  
              70 ATN  
  
Ending HL = 3E73                    3E70

### PARALLEL POLL UNCONFIGURE TEST CASE

GPIB output: 15 ATN

### PARALLEL POLL TEST CASES

Set DIO # 1 2 3 4 5 6 7 8 None  
Ending A 1 2 4 8 10 20 40 80 0

### SRQ TEST

Ending A      Set SRQ momentarily      Reset SRQ  
              = 02                              00

### TRIGGER TEST

HL = 3E70  
DE = 3E80  
BC = 4430  
3E70: 20 30 3E 3F  
GPIB output: 3F ATN  
              20 ATN  
              30 ATN  
              3E ATN  
              08 ATN  
Ending HL = 3E73  
          DE = 3E80  
          BC = 4430

### DEVICE CLEAR TEST

HL = 3E70  
DE = 3E80  
BC = 4430  
3E70: 20 30 3E 3F  
GPIB output: 3F ATN  
              20 ATN  
              30 ATN  
              3E ATN  
              14 ATN  
Ending HL = 3E73  
          DE = 3E80  
          RC = 4430

## APPLICATIONS

---

### XFER TEST

B = 44  
HL = 3E70  
3E70: 40 20 30 3E 3F  
GPIB output: 40 ATN  
3F ATN  
20 ATN  
30 ATN  
3E ATN  
GPIB input: 0  
1  
2  
3  
44  
Ending A = 0  
B = 44  
HL = 3E74

### APPLICATION EXAMPLE GPIB OUTPUT/INPUT

GPIB output: 41 ATN  
3F ATN  
32 ATN  
46  
55  
31  
46  
52  
33  
37  
4B  
48  
41  
4D  
32  
56  
4F  
0D EOI  
41 ATN  
3F ATN  
31 ATN  
50  
46  
34  
47  
37  
54 EOI  
GPIB input: SRQ  
GPIB output: 3F ATN  
21 ATN  
18 ATN  
51 ATN  
GPIB input: 40 SRQ  
GPIB output: 19 ATN  
51 ATN

# APPLICATIONS

GPIB input: 3F ATN  
 21 ATN  
 20  
 2B  
 20  
 20  
 20  
 33  
 37  
 30  
 30  
 30  
 2E  
 30  
 45  
 2B  
 30  
 0D  
 0A  
 GPIB output: XX ATN

## APPENDIX C

### REMOTE MESSAGE CODING

Mnemonic	Message Name	T y p e	C l a s s	D i s t r i b u t i o n	Bus Signal Line(s) and Coding That Asserts the True Value of the Message													
					8	7	6	5	4	3	2	1	VDC	N	I	Q	R	
ACG	addressed command group	M	AC	Y	0	0	0	0	X	X	X	X	XXX	1	X	X	X	X
ATN	attention	U	UC	X	X	X	X	X	X	X	X	X	XXX	1	X	X	X	X
DAB	data byte	M	DD	D	D	D	D	D	D	D	D	XXX	0	X	X	X	X	
	(Notes 1, 9)			8	7	6	5	4	3	2	1							
DAC	data accepted	U	HS	X	X	X	X	X	X	X	X	XX0	X	X	X	X	X	
DAV	data valid	U	HS	X	X	X	X	X	X	X	X	1XX	X	X	X	X	X	
DCL	device clear	M	UC	Y	0	0	1	0	1	0	0	XXX	1	X	X	X	X	
END	end	U	ST	X	X	X	X	X	X	X	X	XXX	0	1	X	X	X	
EOS	end of string	M	DD	E	E	E	E	E	E	E	E	XXX	0	X	X	X	X	
	(Notes 2, 9)			8	7	6	5	4	3	2	1							
GET	group execute trigger	M	AC	Y	0	0	0	0	1	0	0	0	XXX	1	X	X	X	X
GTL	go to local	M	AC	Y	0	0	0	0	0	0	0	1	XXX	1	X	X	X	X
IDY	identify	U	UC	X	X	X	X	X	X	X	X	XXX	X	1	X	X	X	
IFC	interface clear	U	UC	X	X	X	X	X	X	X	X	XXX	X	X	X	1	X	
LAG	listen address group	M	AD	Y	0	1	X	X	X	X	X	XXX	1	X	X	X	X	
LLO	local lock out	M	UC	Y	0	0	1	0	0	0	0	1	XXX	1	X	X	X	X
MLA	my listen address	M	AD	Y	0	1	L	L	L	L	L	XXX	1	X	X	X	X	
	(Note 3)			5	4	3	2	1										
MTA	my talk address	M	AD	Y	1	0	T	T	T	T	T	XXX	1	X	X	X	X	
	(Note 4)			5	4	3	2	1										
MSA	my secondary address	M	SE	Y	1	1	S	S	S	S	S	XXX	1	X	X	X	X	
	(Note 5)			5	4	3	2	1										

# APPLICATIONS

Mnemonic	Message Name	T y p e	C l a s s	D l i s t r i b u t e	Bus Signal Line(s) and Coding That Asserts the True Value of the Message																	
					8	7	6	5	4	3	2	1	VDC	DRD	A	E	S	I	R			
NUL	null byte	M	DD	0	0	0	0	0	0	0	0	0	0	0	0	0	XXX	X	X	X	X	X
OSA	other secondary address	M	SE	(OSA = SCG $\wedge$ MSA)																		
OTA	other talk address	M	AD	(OTA = TAG $\wedge$ MTA)																		
PCG	primary command group	M	—	(PCG = ACG $\vee$ UCG $\vee$ LAG $\vee$ TAG)																		
PPC	parallel poll configure	M	AC	Y	0	0	0	0	0	1	0	1	XXX	1	X	X	X	X	X	X	X	
PPE	parallel poll enable	(Note 6)	M	SE	Y	1	1	0	S	P	P	P	XXX	1	X	X	X	X	X	X	X	
PPD	parallel poll disable	(Note 7)	M	SE	Y	1	1	1	D	D	D	XXX	1	X	X	X	X	X	X	X	X	
PPR1	parallel poll response 1	(Note 10)	U	ST	X	X	X	X	X	X	X	1	XXX	1	1	X	X	X	X	X	X	
PPR2	parallel poll response 2		U	ST	X	X	X	X	X	X	X	1	X	XXX	1	1	X	X	X	X	X	
PPR3	parallel poll response 3		U	ST	X	X	X	X	X	1	X	X	XXX	1	1	X	X	X	X	X	X	
PPR4	parallel poll response 4		U	ST	X	X	X	X	1	X	X	X	XXX	1	1	X	X	X	X	X	X	
PPR5	parallel poll response 5		U	ST	X	X	X	1	X	X	X	X	XXX	1	1	X	X	X	X	X	X	
PPR6	parallel poll response 6	(Note 10)	U	ST	X	X	1	X	X	X	X	XXX	1	1	X	X	X	X	X	X	X	
PPR7	parallel poll response 7		U	ST	X	1	X	X	X	X	X	X	XXX	1	1	X	X	X	X	X	X	
PPR8	parallel poll response 8		U	ST	1	X	X	X	X	X	X	X	XXX	1	1	X	X	X	X	X	X	
PPU	parallel poll unconfigure		M	UC	Y	0	0	1	0	1	0	1	XXX	1	X	X	X	X	X	X		
REN	remote enable		U	UC	X	X	X	X	X	X	X	X	XXX	X	X	X	X	1				
RFD	ready for data		U	HS	X	X	X	X	X	X	X	X	X0X	X	X	X	X	X	X	X		
RQS	request service	(Note 9)	U	ST	X	1	X	X	X	X	X	X	XXX	0	X	X	X	X	X	X		
SCG	secondary command group		M	SE	Y	1	1	X	X	X	X	X	XXX	1	X	X	X	X	X	X		
SDC	selected device clear		M	AC	Y	0	0	0	0	1	0	0	XXX	1	X	X	X	X	X	X		
SPD	serial poll disable		M	UC	Y	0	0	1	1	0	0	1	XXX	1	X	X	X	X	X	X		
SPE	serial poll enable		M	UC	Y	0	0	1	1	0	0	0	XXX	1	X	X	X	X	X	X		
SRQ	service request		U	ST	X	X	X	X	X	X	X	X	XXX	X	X	1	X	X	X	X		
STB	status byte	(Notes 8, 9)	M	ST	S	X	S	S	S	S	S	S	XXX	0	X	X	X	X	X	X		
TCT	take control		M	AC	Y	0	0	0	1	0	0	1	XXX	1	X	X	X	X	X	X		
TAG	talk address group		M	AD	Y	1	0	X	X	X	X	X	XXX	1	X	X	X	X	X	X		
UCG	universal command group		M	UC	Y	0	0	1	X	X	X	X	XXX	1	X	X	X	X	X	X		
UNL	unlisten		M	AD	Y	0	1	1	1	1	1	1	XXX	1	X	X	X	X	X	X		
UNT	untalk	(Note 11)	M	AD	Y	1	0	1	1	1	1	1	XXX	1	X	X	X	X	X	X		

The 1/0 coding on ATN when sent concurrent with multiline messages has been added to this revision for interpretive convenience.

**NOTES:**

- (1) D1-D8 specify the device dependent data bits.
- (2) E1-E8 specify the device dependent code used to indicate the EOS message.
- (3) L1-L5 specify the device dependent bits of the device's listen address.
- (4) T1-T5 specify the device dependent bits of the device's talk address.
- (5) S1-S5 specify the device dependent bits of the device's secondary address.
- (6) S specifies the sense of the PPR.

P3	P2	P1	PPR Message
0	0	0	PPR1
1	1	1	PPR8

- (7) D1-D4 specify don't-care bits that shall not be decoded by the receiving device. It is recommended that all zeroes be sent.
- (8) S1-S6, S8 specify the device dependent status. (DIO7 is used for the RQS message.)
- (9) The source of the message on the ATN line is always the C function, whereas the messages on the DIO and EOI lines are enabled by the T function.
- (10) The source of the messages on the ATN and EOI lines is always the C function, whereas the source of the messages on the DIO lines is always the PP function.
- (11) This code is provided for system use, see 6.3.

S	Response
0	0
1	1

P1-P3 specify the PPR message to be sent when a parallel poll is executed.




October 1983

**USING THE 8291A GPIB  
TALKER/LISTENER**

**INTRODUCTION**

This application note explains the Intel® 8291A GPIB (General Purpose Interface Bus) Talker/Listener as a component, and shows its use in GPIB interface design tasks.

The first section of this note presents an overview of IEEE 488 (GPIB). The second section introduces the Intel® GPIB component family. A detailed explanation of the 8291A follows. Finally, some application examples using the component family are presented.



**Figure 1. Interface Capabilities and Bus Structure**

## OVERVIEW OF IEEE 488/GPIB

The GPIB is a parallel interface bus with an asynchronous interlocking data exchange handshake mechanism. It is designed to provide a common communication interface among devices over a maximum distance of 20 meters at a maximum speed of 1 Mbps. Up to 15 devices may be connected together. The asynchronous interlocking handshake dispenses with a common synchronization clock, and allows intercommunication among devices capable of running at different speeds. During any transaction, the data transfer occurs at the speed of the slowest device involved.

The GPIB finds use in a diversity of applications requiring communication among digital devices over short distances. Common examples are: programmable instrumentation systems, computer to peripherals, etc.

The interface is completely defined in the IEEE Std.-488-1978.

A typical implementation consists of logical devices which talk (talker), listen (listeners), and control GPIB activity (controllers).

### Interface Functions

The interface between any device and the bus may have a combination of several different capabilities (called 'functions'). Among a total of ten functions defined, the Talker, Listener, Source Handshake, Acceptor Handshake and Controller are the more common examples. The Talker function allows a device to transmit data. The Listener function allows reception. The Source and Acceptor Handshakes, synchronized with the Talker and Listener functions respectively, exchange the handshake signals that coordinate data transfer. The Controller function allows a device to activate the interface functions of the various devices through commands. Other interface functions are: Service request, Remote local, Parallel poll, Device clear and Device trigger. Each interface may not contain all these functions. Further, most of these functions may be implemented to various levels (called 'subsets') of capability. Thus, the overall capability of an interface may be tailored to the needs of the communicating device.

### Electrical Signal Lines

As shown in Figure 1, the GPIB is composed of eight data lines (D08-D01), five interface management lines (IFC, ATN, SRQ, REN, EOI), and three transfer control lines (DAV, NRFD, NDAC).

The eight data lines are used to transfer data and commands from one device to another with the help of the management and control lines. Each of the five interface management lines has a specific function.

**ATN** (attention) is used by the Controller to indicate that it (the controller) has access to the GPIB and that its output on the data lines is to be interpreted as a command. ATN is also used by the controller along with EOI to indicate a parallel poll.

**SRQ** (service request) is used by a device to request service from the controller.

**REN** (remote enable) is used by the controller to specify the command source of a device. A device can be issued commands either locally through its front panel or by the controller.

**EOI** (end or identify) may be used by the controller as well as a talker. A controller uses EOI along with ATN to demand a parallel poll. Used by a talker, EOI indicates the last byte of a data block.

**IFC** (interface clear) forces a complete GPIB interface to the idle state. This could be considered the GPIB's "interface reset." GPIB architecture allows for more than one controller to be connected to the bus simultaneously. Only one of these controllers may be in command at any given time. This device is known as the controller-in-charge. Control can be passed from one controller to another. Only one among all the controllers present on a bus can be the system controller. The system controller is the only device allowed to drive IFC.

### Transfer Control Lines

The transfer control lines conduct the asynchronous interlocking three-wire handshake.

**DAV** (data valid) is driven by a talker and indicates that valid data is on the bus.

**NRFD** (not ready for data) is driven by the listeners and indicates that not all listeners are ready for more data.

**NDAC** (not data accepted) is used by the listeners to indicate that not all listeners have read the GPIB data lines yet.

The asynchronous 3-wire handshake flowchart is shown in Figure 2. This is a concept fundamental to the asynchronous nature of the GPIB and is reviewed in the following paragraphs.

Assume that a talker is ready to start a data transfer. At the beginning of the handshake, NRFD is false indicating that the listener(s) is ready for data. NDAC is true indicating that the listener(s) has not accepted the data, since no data has been sent yet. The talker places data on the data lines, waits for the required settling time, and then indicates valid data by driving DAV true. All active listeners drive NRFD true indicating that they are not




Figure 2. Handshake Flowchart

ready for more data. They then read the data and drive NDAC false to indicate acceptance. The talker responds by deasserting DAV and readies itself to transfer the next byte. The listeners respond to DAV false by driving NDAC true. The talker can now drive the data lines with a new data byte and wait for NRFD to be false to start the next handshake cycle.

## Bus Commands

When ATN and DAV are true data patterns which have been placed by the controller on the GPIB, they are interpreted as commands by the other devices on the interface. The GPIB standard contains a repertory of commands such as MTA (My Talk Address), MSA (My Secondary Address), SPE (Serial Poll Enable), etc. All other patterns in conjunction with ATN and DAV are classified as undefined commands and their meaning is user-dependent.

## Addressing Techniques

To allow the controller to issue commands selectively to specific devices, three types of addressing exist on the GPIB: talk only/listen only (ton/lon), primary, and secondary.

Ton/lon is a method where the ability of the GPIB interface to talk or listen is determined by the device and not by the GPIB controller. With this method, fixed roles can be easily designated in simple systems where reassignment is not necessary. This is appropriate and convenient for certain applications. For example, a logic analyzer might be interfaced via the GPIB to a line printer in order to document some type of failure. In this case, the line printer simply listens to the logic analyzer, which is a talker.

The controller addresses devices through three commands, MTA (my talk address), MLA (my listen address), and MSA (my secondary address). The device address is imbedded in the command bit pattern. The device whose address matches the imbedded pattern is enabled. Some devices may have the same logical talk and listen addresses. This is allowable since the talker and listener are separate functions. However, two of the same functions cannot have the same address.

In primary addressing, a device is enabled to talk (listen) by receiving the MTA (MLA) message.

Secondary addressing extends the address field from 5 to 10 bits by allowing an additional byte. This additional byte is passed via the MSA message. Secondary addressing can also be used to logically divide devices into various subgroups. The MSA message applies only to the device(s) whose primary address immediately precede it.

## INTEL'S® GPIB COMPONENTS

The logic designer implementing a GPIB interface has, in the past, been faced with a difficult and complex discrete logic design. Advances in LSI technology have produced sophisticated microprocessor and peripheral devices which combine to reduce this once complex interface task to a system consisting of a small set of integrated circuits and some software drivers. A microprocessor hardware/software solution and a high-level language source code provide an additional benefit in end-product maintenance. Product changes are a simple matter of revising the product software. Field changes are as easy as exchanging EPROMS.

Intel® has provided an LSI solution to GPIB interfacing with a talker/listener device (8291A), a controller device (8292), and a transceiver (8293). An interface with all capabilities except for the controller function can be built with an 8291A and a pair of 8293's. The addition of the 8292 produces a complete interface. Since most devices in a GPIB system will not have the controller function capability, this modular approach provides the least cost to the majority of interface designs.

## Overview of the 8291A GPIB Talker/Listener

The Intel® 8291A GPIB Talker/Listener operates over a clock range of 1 to 8 MHz and is compatible with the MCS-85, iAPX-86, and 8051 families of microprocessors.

A detailed description of the 8291A is given in the data sheet.

The 8291A implements the following functions: Source Handshake (SH), Acceptor Handshake (AH), Talker Extended (TE), Service Request (SRQ), Listener Extended (LE), Remote/Local (RL), Parallel Poll (PP2), Device Clear (DC), and Device Trigger (DT).

Current states of the 8291A can be determined by examining the device's status read registers. In addition, the 8291A contains 8 write registers. These registers are shown in Figure 3. The three register select pins RS3-RS0 are used to select the desired register.

The data — in register moves data from the GPIB to the microprocessor or to memory when the 8291A is addressed to listen. When the 8291A is addressed to talk, it uses the data - out register to move data onto the GPIB. The serial poll mode and status registers are used to request service and program the serial poll status byte.

A detailed description of each of the registers, along with state diagrams can be found in the 8291A data sheet.




Figure 3. 8291A REGISTERS

## Address Mode

The address mode and status registers are used to program the addressing modes and track addressing states. The auxiliary mode register is used to select a variety of functions. The command pass through register is used for undefined commands and extended addresses. The address 0/1 register is used to program the addresses to which the 8291A will respond. The address 0 and

address 1 registers allow reading of these programmed addresses plus trading of the interrupt bit. The EOS register is used to program the end of sequence character.

Detailed descriptions of the addressing modes available with the 8291A are described in the 8291A data sheet. Examples of how to program these modes are shown below.

1. MODE: — Talker has single address of 01H  
 — Listener has single address of 02H

CPU WRITES TO:	PATTERN	COMMENT
Address Mode Register	0000 0001	Select Mode 1 Addressing
Address 0/1 Register	0010 0001	Major is Talking. Address = 01H
Address 0/1 Register	1100 0010	Minor is Listener. Address = 02H

2. MODE: — Talker has single address of 01H  
 — Listener has single address of 02H

CPU WRITES TO:	PATTERN	COMMENT
Address Mode Register	0000 0001	Select Mode 1 Addressing
Address 0/1 Register	0100 0010	Major is Listener. Address = 02H
Address 0/1 Register	1010 0001	Minor is Talking. Address = 01H

Note that in both of the above examples, the listener will respond to a MLA message with five least significant bits equal to 02H and the talker to a 01H.

3. MODE: — Talker and listener both share a single address of 03H.

CPU WRITES TO:	PATTERN	COMMENT
Address Mode Register	0000 0001	Selects Mode 1 Addressing
Address 0/1 Register	0000 0011	Talker and Listener Address = 03
Address 0/1 Register	1110 0000	Minor Address is disabled

4. MODE: — Talker and listener have a primary address of 04H and a secondary address of 05H

CPU WRITES TO:	PATTERN	COMMENT
Address Mode Register	0000 0010	Selects Mode 2 Addressing
Address 0/1 Register	0000 0100	Primary Address = 04H
Address 0/1 Register	1000 0101	Minor Address is disabled

5. MODE: — Talker has a primary address of 06H. Listener has a primary address of 07H

CPU WRITES TO:	PATTERN	COMMENT
Address Mode Register	0000 0011	Select Mode 3
Address 0/1 Register	0010 0110	Talker Address = 06
Address 0/1 Register	1100 0111	Listener Primary = 07

The CPU will verify the secondary addresses which could be the same or different.

## APPLICATION OF THE 8291A

This phase of the application note will examine programming of the 8291A, corresponding bus commands and responses, CPU interruption, etc. for a variety of GPIB activities. This should provide the reader with a clear understanding of the role the 8291A performs in a GPIB system. The talker function, listener function, remote message handling, and remote/local operations including local lockout, are discussed.

### Talker Functions

TALK-ONLY (ton). In talk only mode the 8291A will not respond to the MTA message from a controller. Generally, ton is used in an environment which does not have a controller. Ton is also employed in an interface that includes the controller function.

When the 8291A is used with the 8292, the sequence of events for initialization are as follows:

- 1) The Interrupt/Enable registers are programmed.
- 2) Ton is selected.
- 3) Settling time is selected.
- 4) EOS character is loaded.
- 5) "Pon" local message is sent.
- 6) CPU waits for Byte Out (BO) and sends a byte to the data out register.

### Addressed Talker (Via MTA Message)

The GPIB controller will direct the 8291A to talk by sending a My Talk Address (MTA) message containing the 8291A's talk address. The sequence of events is as follows:

- 1) The interrupt enable and serial poll mode registers are programmed.
- 2) Mode 1 is selected.
- 3) Settling time is selected.
- 4) Talker and listener addresses are programmed.
- 5) Power on (pon) local message is sent.
- 6) CPU waits for an interrupt. When the controller has sent the MTA message for the 8291A an interrupt will be generated if enabled and the ADSC bit will be set.
- 7) CPU reads the Address Status register to determine if the 8291A has been addressed to talk (TA = 1).
- 8) CPU waits for an interrupt from either BO or ADSC.
- 9) When BO is set, the CPU writes the data byte to the data out register.
- 10) CPU continues to poll the status registers.
- 11) When unaddressed ADSC, will be set and TA reset.

## LISTENER FUNCTIONS

LISTEN-ONLY (lon). In listen-only mode the 8291A will

not respond to the My Listen Address (MLA) message from the controller. The sequence of events is as follows:

- 1) The Interrupt Enable registers are programmed.
- 2) Lon is selected.
- 3) EOS character is programmed.
- 4) "Pon" local message is sent.
- 5) CPU waits for BI and reads the byte from the data-in register.

Note that enabling both ton and lon can create an internal loopback as long as another listener exists.

### Addressed Listening (Via the MLA Message)

The GPIB controller will direct the 8291A to listen by sending a MLA message containing the 8291A's listen address. The sequence of events is as follows:

- 1) The Interrupt Enable registers are programmed.
- 2) The serial poll mode register is loaded as desired.
- 3) Talker and listener addresses are loaded.
- 4) "Pon" local message is sent
- 5) The CPU waits for an interrupt. When the controller has sent the MLA message for the 8291A, the ADSC bit will be set.
- 6) The CPU reads the Address Status Register to determine if the 8291A has been addressed to listen (LA = 1).
- 7) CPU waits for an interrupt for BI or ADSC.
- 8) When BI is set, the CPU reads the data byte from the data-in register.
- 9) The CPU continues to poll the status registers.
- 10) When unaddressed, ADSC will be set and LA reset.

### Remote/Local and Lockout

Remote and local refer to the source of control of a device connected to the GPIB. Remote refers to control from the GPIB controller-in-charge. Local refers to control from the device's own system. Reference should be made to the RL state diagram in the 8291A data sheet.

Upon "pon" the 8291A is in the local state. In this state the REM bit in Interrupt Status 1 Register is reset. When the GPIB controller takes control of the bus it will drive the REN (remote enable) line true. This will cause the REM bit and REMC (remote/local change) bit to be set. The distinction between remote and local modes is necessary in that some types of devices will have local controls which have functions which are also controlled by remote messages.

In the local state the device is allowed to store, but not respond to, remote messages which control functions which are also controlled by local messages. A device



which has been addressed to listen will exit the local state and go to the remote state if the REN message is true and the local rtl (return to local) message is false. The state of the "rtl" local message is ignored and the device is "locked" into the local state if the LLO remote message is true. In the Remote state the device is not allowed to respond to local message which control function that are also controlled by remote messages. A device will exit the remote state and enter the local state when REN goes false. It will also enter the local state if the GTL (go to local) remote message is true and the device has been addressed to listen. It will also enter the local state if the rtl message is true and the LLO message is false or ACDS is inactive.

A device will exit the remote state and enter RWLS (remote with lockout state) if the LLO (local lockout) message is true and ACDS is active. In this mode, those local message which control functions which are also controlled by remote messages are ignored. In other words, the "rtl" message is ignored. A device will exit RWLS and to to the local state if REN goes false. The device will exit RWLS and go to LWLS if the GTL message is true and the device is addressed to listen.

### Polling

The IEEE-488 standard specifies two methods for a slave device to let the controller know that it needs service.

These two methods are called Serial and Parallel Poll. The controller performs one of these two polling methods after a slave device requests service. As implied in the name, a Serial Poll is when the controller sequentially asks each device if it requested service. In a Parallel Poll the controller asks all of the devices on the GPIB if they requested service, and they reply in parallel.

### Serial Poll

When the controller performs a Serial Poll, each slave device sends back to the controller a Serial Poll Status Byte. One of the bits in the Serial Poll Status Byte indicates whether this device requested service or not. The remaining 7 bits are user defined, and they are used to indicate what type of service is required. The IEEE-488 spec only defines the service request bit, however HP has defined a few more bits in the Serial Poll Status Byte. This can be seen in figure 4.




Figure 4. The Serial Poll Status Byte

When a slave device needs service it drives the SRQ line on the GPIB bus true (low). For the 8291A this is done by setting bit 7 in the Serial Poll Status Byte. The CPU in the controller may be interrupted by SRQ or it may poll a register to determine the state of SRQ. Using the 8292 one could either poll the interrupt status register for the SRQ interrupt status bit, or enable SRQ to interrupt the CPU. After the controller recognizes a service request, it goes into the serial poll routine.

The first thing the controller does in the serial poll routine is assert ATN. When ATN is asserted true the controller takes control of the GPIB, and all slave devices on the bus must listen. All bytes sent over the bus while ATN is true are commands. After the controller takes control, it sends out a Universal Unlisten (UNL), which tells all previously addressed listeners to stop listening. The controller then sends out a byte called SPE (Serial Poll Enable). This command notifies all of the slaves on the bus that the controller has put the GPIB in the Serial Poll Mode State (SPMS). Now the controller addresses the first slave device to TALK and puts itself in the listen mode. When the controller resets ATN the device addressed to talk transmits to the controller its Serial Poll Status Byte. If the device just polled was the one requesting service, the SRQ line on the GPIB goes false, and bit 7 in the serial poll status byte of the 8291A is reset. If more than one device is requesting service, SRQ remains low until all of the devices requesting service have been polled, since SRQ is wire-ored. To continue the Serial Poll, the controller asserts ATN, addresses the next device to talk then reads the Serial Poll Status Byte. When the controller is finished polling it asserts ATN, sends the universal untalk command (UNT), then sends the Serial Poll Disable command (SPD). The flow of the serial poll can be seen from the example in figure 5.

- |  |
|--|
| 0. DEVICE A REQUESTS SERVICE (SRQ)         |
| 1. ASSERT ATN                              |
| 2. UNIVERSAL UNLISTEN (UNL)                |
| 3. SERIAL POLL ENABLE (SPE)                |
| 4. DEVICE A TALK ADDRESS (MTA)             |
| 5. RELEASE ATN                             |
| 6. DEVICE A STATUS BYTE (STB) (RQS SET)    |
| 7. ASSERT ATN                              |
| 8. DEVICE B TALK ADDRESS (MTA)             |
| 9. RELEASE ATN                             |
| 10. DEVICE B STATUS BYTE (STB) (RQS CLEAR) |
| 11. ASSERT ATN                             |
| 12. DEVICE C TALK ADDRESS (MTA)            |
| 13. RELEASE ATN                            |
| 14. DEVICE C STATUS BYTE (STB) (RQS CLEAR) |
| 15. ASSERT ATN                             |
| 16. UNIVESAL UNTALK (UNT)                  |
| 17. SERIAL POLL DISABLE (SPD)              |
| 18. GO PROCESS SERVICE REQUEST             |

Figure 5. Serial Polling

The following section describes the events which happen in a serial poll when 8291A and 8292 are the controller, and another 8291A is the slave device. While going through this section the reader should refer to the register diagrams for the 8291A and 8292.

#### A. DEVICE A REQUESTS SERVICE (SRQ BECOMES TRUE)

The slave devices rsv bit in the 8291A's serial poll mode register is set.

#### B. CONTROLLER RECOGNIZES SRQ AND ASSERTS ATN

The 8292's SPI pin 33 interrupts the CPU. The CPU reads the 8292's Interrupt status register and finds the SRQ bit set. The CPU tells the 8292 to 'Take Control Synchronously' by writing a OFDH to the 8292's command register.

#### C. THE CONTROLLER SENDS OUT THE FOLLOWING COMMANDS: UNIVERSAL UNLISTEN (UNL), SERIAL POLL ENABLE (SPE), MY TALK ADDRESS (MTA).

(MTA is a command which tells one of the devices on the bus to talk.)

The CPU in the controller waits for a BO (byte out) interrupt in the 8291A's interrupt status 1 register before it writes to the Data Out register a 3FH (UNL), 18H (SPE), 010XXXXX (MTA). The X represents the programmable address of a device on the GPIB. When the 8291A in the slave device receives its talk address, the ADSC bit in the Interrupt Status register 2 is set, and in the Address Status Register TA and TPAS bits are set.

#### D. CONTROLLER RECONFIGURES ITSELF TO LISTEN AND RESETS ATN

The CPU in the controller puts the 8291A in the listen only mode by writing a 40H to the Address Mode register of the 8291A, and then a OOH to the Aux Mode register. The second write is an 'Immediate Execute pon' which must be used when switching addressing modes such as talk only to listen only. To reset ATN the CPU tells the 8292 to 'Go To Standby' by writing a 0F6H to the command register. The moment ATN is reset, the 8291A in the slave device sets SPAS in Interrupt Status 2 register, and transmits the serial poll status byte. SRQS in the Serial Poll Status byte of the 8291A slave device is reset, and the SRQ line on the GPIB bus becomes false.

#### E. THE CONTROLLER READS THE SERIAL POLL STATUS BYTE, SETS ATN, THEN RECONFIGURES ITSELF TO TALK

The CPU in the controller waits for the Byte In bit (BI) in the 8291A's Interrupt Status 1 register. When this bit is set the CPU reads the Data In register to receive the Serial Poll Status Byte. Since bit 7 is set, this was the device which requested service. The CPU in the controller tells the 8292 to 'Take Control Synchronously' which asserts ATN. The moment ATN is asserted true the 8291A in the slave device resets SPAS, and sets the Serial Poll Com-

plete (SPC) bit in the Interrupt Status 2 register. The controller reconfigures itself to talk by setting the TO bit in the Address Mode register and then writing a OOH to the Aux Mode register.

#### F. THE CONTROLLER SENDS THE COMMANDS UNIVERSAL UNTALK (UNT), AND SERIAL POLL DISABLE (SPD) THEN RESETS THE SRQ BIT IN THE 8292 INTERRUPT STATUS REGISTER

The CPU in the controller waits for the BO Interrupt status bit to be set in the Interrupt Status 1 register of the 8291A before it writes 5FH (UNT) and 19H (SPD) to the Data Out register. The CPU then writes a 2BH to the 8292's command register to reset the SRQ status bit in the Interrupt Status register. When the 8291A in the slave device receives the UNT command the ADSC bit in the Interrupt Status 2 register is set, and the TA and TPAS bits in the Address Status register will be reset. At this point the controller can service the slave device's request.

Note that in the software listing of AP-66 (USING THE 8292 GPIB CONTROLLER) there is a bug in the serial poll routines. In the 'SRQ ROUTINE' when the CPU finds that the SRQ bit in the interrupt status register is set, it immediately writes the interrupt Acknowledge command to the 8292 to reset this bit. However the SRQ GPIB line will still be driven true until the slave device driving SRQ has been polled. Therefore, the SRQ status bit in the 8292 will become set and latched again, and as a result the SRQ status bit in the 8292 will still be set after the serial poll. The proper time to reset the SRQ bit in the 8292 is after SRQ on the GPIB becomes false.

### Parallel Poll

The 8291A supports an additional method for obtaining status from devices known as parallel poll (PPOL). This method limits the controller to a maximum of 8 devices at a time since each device will produce a single bit response on the GPIB data lines. As shown in the state diagrams, there are three basic parallel poll states: PPIS (parallel poll idle state), PPSS (parallel poll standby state), and PPAS (parallel poll active state).

In PPIS, the device's parallel poll function is in the idle state and will not respond to a parallel poll. PPSS is the standby state, a state in which the device will respond to a parallel poll from the controller. The response is initiated by the controller driving both ATN and EOI true simultaneously.

The 8291A state diagram shows a transition from PPIS to PPSS with the "lpe" message. This is a PP2 implementation for a parallel poll. This "lpe" (local poll enable) local message is achieved by writing 011USP<sub>3</sub>P<sub>2</sub>P<sub>1</sub> to the Aux Mode Register with U=0. The S bit is the sense bit. If the "ist" (individual status) local message value matches the sense bit, then the 8291A will give a true response to a

parallel poll. Bits P<sub>3</sub>-P<sub>1</sub> identify which data line is used for a response.

For example, assume the programmer decides that the system containing the 8291A shall participate in parallel poll. The programmer, upon system initialization would write to the Aux Mode Register and reset the U bit and set the S bit plus identify a data line (P<sub>3</sub>-P<sub>1</sub> bits). At "pon," the 8291A would not respond true to a parallel poll unless the parallel poll flag is set (via Aux Mode Register command).

When a status condition in the user system occurs and the programmer decides that this condition warrants a true response, then programmers software should set the parallel poll flag. Since the S bit value matches the "ist" (set) condition a true response will be given to all parallel polls.

An additional method of parallel polling reading exists known as a PPI implementation. In this case the controller sends a PPE (parallel poll enable) message. PPE contains a bit pattern similar to the bit pattern used to program the "lpe" local message. The 8291A will receive this as an undefined command and use it to generate an "lpe" message. Thus the controller is specifying the sense bits and data lines for a response. A PPD (parallel poll disable) message exists which clears the bits SP<sub>3</sub>P<sub>2</sub>P<sub>1</sub> and sets the U bit. This also will be received by the 8291A and used to generate an "lpe" false local message.

The actual sequence of events is as follows. The controller sends a PPC (parallel poll configure) message. This is an undefined command which is received in the CPT register and the handshake is held off. The local CPU reads this bit pattern, decodes it, and sends a VSCMD message to the Aux Mode Register. The controller then sends a ppe message which is also received as a undefined command in the CPT register. The local CPU reads this, decodes it clears the MSB, and writes this to the Aux Mode Register generating the "lpe" message.

The controller then sends ATN and EOI true and the 8291A drives the appropriate data line if the "ist" (parallel poll flag) is true. The controller will then send a PPD (parallel poll disable) message (again, an undefined command). The CPU reads this from the CPT register and uses it to write a new "lpe" message (this "lpe" message will be false). The controller then sends a PPU (parallel poll unconfigure) message. Since this is also an undefined command, it goes into the CPT register. When the local CPU decodes this, the CPU should clear the "ist" (parallel poll flag).

### APPLICATION EXAMPLES

In the course of developing this application note, two complete and identical GPIB systems were built. The

schematics and block diagrams are contained in Appendix 1. These systems feature an 8088 CPU, 8237 DMA controller, serial I/O (8251A and 8253), RAM, EPROM, and a complete GPIB talker/listener controller. Jumper switches were provided to select between a controller function and a talker/listener function. This system design is based on the design of Intel's SDK-86 prototyping kit and thus shares the same I/O and memory addresses. This system uses the same download software to transfer object files from Intel development systems.

## Two Software Drivers

Two software drivers were developed to demonstrate a ton/lon environment. These two programs (BOARD 1 and BOARD 2) are contained in Appendix 2.

In this example, one of the systems (BOARD 1) initially is programmed in talk-only mode and synchronization is achieved by waiting for the listening board to become active. This is sensed by the lack of a GPIB error since a condition of no active listener produces an ERR status condition. Board 1 upon detecting the presence of an active listener transmits a block of 100 bytes from a PROM memory across the bus. The second system (BOARD 2) receives this data and stores it in a buffer. EOI is sent true by the talker (BOARD 1) with the last byte of data. Upon detection of EOI, BOARD 2 switches to the talk only mode while BOARD 1 upon terminal count switches to the listen only mode. BOARD 2 then detects the presence of an active listener and transmits the contents of its buffer back to BOARD 1 which stores this data in the buffer. EOI again is sent with the last byte and BOARD 2 switches back to listen-only. BOARD 1 upon detecting EOI then compares the contents of its buffer with the contents of its PROM to ensure that no data transmission errors occurred. The process then repeats itself.

## 8291A with HP 9835A

An example of the 8291A used in conjunction with a bus controller is also included in this application note. In this example, the 8291A system used in previous experiments was connected via the GPIB to a Hewlett-Packard 9835A desktop computer. This computer contains, in addition to a GPIB interface, a black and white CRT, keyboard, tape drive for high quality data cassettes, and a calculator type printer. The software for the HP 9835A is shown in Appendix 3. The user should refer to the operation manuals for the HP 9835A for information on the features and programming methods for the HP 9835A.

In this example, the 8292 was removed from its socket and the OPTA and OPTB pins of the two 8293 transceiver reconfigured to modes 0 and 1. Optionally, the mode pins could have been left wired for modes 2 and 3 and the 8292 left in its socket with its SYC pin wired to ground. This would have produced the same effect.

The first action performed is sending IFC. Generally, this is done when a controller first comes on line. This pulse is at least 100 us in duration as specified by the IEEE-488 standard.

The software checks to see if active listeners are on line. For demonstration purposes, the HP 9835A will flag the operator to indicate that listeners are on line.

The HP 9835A then configures and performs a parallel poll (PPOL). The parallel poll indicates 1 bit of status of each device in a group of up to 8 devices. Such information could be used by an application program to determine whether optional devices are part of a system configuration. Such optional devices might include mass storage devices, printers, etc. where the application software for the controller might need to format data to match each type of device. Once the PPOL sequence is finished, the HP 9835A offers the user the opportunity to execute user commands from the keyboard. At this time the HP 9835A sits in a loop waiting for an SRQ condition. When the operator hits a key on the keyboard, the HP 9835A processor is interrupted and vectors to a service routine where the key is read and the appropriate routine is executed. The HP 9835A will then return to the loop checking for SRQ true. For this application, the valid keys are G,D,R,H, and X. Pressing the "G" key causes the GET command to be sent across the bus. A message to this effect is printed in the CRT and the HP 9835A returns. The "D" key causes the SDC message to be sent with the 8291A being the addressed device. Again, an appropriate message is output on the HP 9835A CRT. The "R" key causes the GTL message to be sent. The CRT displays "REMOTE MESSAGE SENT." The "H" key causes a menu to be displayed on the HP 9835A CRT screen. This menu lists the allowed commands and their functions. NO GPIB commands are sent. The "X" key allows the operator to send one line of data across the bus. The line of data is terminated by a carriage return and line feed produced by pressing the "CONTINUE" key on the HP 9835A.

The characters are stored in the sequence entered into a buffer whose maximum size is 80 characters. Pressing the "CONTINUE" key terminates storing characters in the array and all characters including the carriage return and line feed are sent. EOI is then sent true with a false byte of OOH. This false byte is due to the 1975 standard which allows asynchronous sending and reception of EOI. (The 8291A supports the later 1978 standard which eliminates this false byte).

After any key command is serviced control returns to the loop which checks for SRQ active. Should SRQ be active, then the keyboard interrupt is disabled and a message printed to indicate that SRQ has been received true.

The controller then performs a parallel poll.

This is an example of how parallel poll may be used to

quickly check which group of devices contains a device sending SRQ. The eight devices in a group would, of course, have software drivers which allow a true response to a PPOL if that device is currently driving SRQ true. This would be a valuable method of isolation of the SRQ source in a system with a large number of devices. In this application program, only the response from the 8291A is of concern and only the 8291A's response is considered. It does, however, demonstrate the technique employed. If a true response from the 8291A is detected, then a message to this effect is printed on the HP 9835A CRT screen. From this process, the controller has identified the device requesting service and will use a serial poll (SPOL) to determine the reason for the service request. This method of using PPOL is not specifically defined by the IEEE-488 standard but is a use of the resources provided.

The controller software then prints a message to indicate that it is about to perform a serial poll. This serial poll will return to the controller the current status of the 8291A and clear the service request. The status byte received is then printed on the CRT screen of the HP 9835A. One of the 8291A status bits indicates that the 8291A system has a field (on line or less) of data to transfer to the HP 9835A. If this bit is set, then the HP 9835A addresses the 8291A system to talk. The data is sent by the 8291A system is then printed on the CRT screen of the HP 9835A. The HP 9835 then enables the keyboard interrupts and goes into its SRQ checking loop.

Appendix 4 contains the software for the 8291A system which is connected to the HP 9835A via the GPIB. This software throws away the first byte of data it receives since this transfer was used by the HP 9835A to test when the 8291A system came on line.

Next, both status registers are read and stored in the two variable STAT 1 and STAT 2. It is necessary to store the status since reading the status registers clears the status bits.

Initially, six status bits are evaluated (END, GET, CPT, DEC, REMC, ADSC). Some of these conditions require that additional status bits be evaluated.

If END is true, then the 8291A system has received a block from the HP 9835A and the contents of a buffer is printed on the CRT screen. Next, the CPT bit is checked. PPC and PPE are the only valid undefined commands in this example.

Next, the GET bit is examined and if true, the CRT screen connected to the serial channel on the 8291A system prints a message to indicate that the trigger command has been received. A similar process occurs with the DEC and REMC status bits.

Address Status Change (ADSC) is checked to see if the 8291A has been addressed or unaddressed by the controller. If ADSC is false, then the software checks the keyboard at the CRT terminal. If ADSC is set, then the TA and LA bits are read and evaluated to determine whether the 8291A has been addressed to talk or listen. The DMA controller is set to start transfers at the start of the character buffer and the type of transfer is determined by whether the 8291A is in TADS or LADS. We only need to set up the DMA controller since the transfers will be transparent to the system processor. The keyboard from the CRT terminal is then checked. If a key as been hit, then this character is stored in the character buffer and the buffer printer set to the next character location. This process repeats until the received character is a line feed. The line feed is echoed to the CRT, the serial poll status byte updated and the SRQ line driven true. This allows the 8291A system to store up to one line of characters before requesting a transfer to the controller. Recall that upon receiving an SRQ, the controller will perform a serial poll and subsequently address the 8291A to talk. The 8291A system then goes back to reading the status register thus repeating the process.

## CONCLUSION

This application note has shown a basic method to view the IEEE 488 bus, when used in conjunction with Intel's® 8291A.


The main reference for GPIB questions is the IEEE Standard 488 - 1978. Reference 8291A's data sheet for detailed information on it.

Additional Intel® GPIB products include iSBX-488, which is a multimode board consisting of the 8291A, 8292, and 8293.

## REFERENCES

8291A Data Sheet  
8292 Data Sheet  
8293 Data Sheet  
Application Note #66 "Using the 8292 GPIB Controller"  
PLM-86 User Manual  
HP 9835A User's Manual  
IEEE—488—1978 Standard

# APPENDIX 1 SYSTEM BLOCK DIAGRAM WITH 8088



## APPENDIX 2

### SOFTWARE DRIVERS FOR BLOCK DATA TRANSFER

PL/M-86 COMPILER BOARD 1

ISIS-II PL/M-86 V1.1 COMPILATION OF MODULE BOARD 1

OBJECT MODULE PLACED IN: F1. BRD1. OBJ

COMPILER INVOKED BY: PLMB6. F1: BRD1. SRC SYMBOLS MEDIUM

```

/* BOARD 1 TPT PROGRAM          */
/* THIS BOARD TALKS TO THE OTHER BOARD BY */
/* TRANSFERRING A BLOCK OF DATA VIA THE 8237 */
/* COUPLED WITH THE 8291A. THE 8291A IS PROGRAM- */
/* MED TO SEND EDI WHEN RECOGNIZING THE LAST */
/* DATA BYTE'S BIT PATTERN. WHILE DATA IS BEING */
/* TRANSFERRED, THE PROCESSOR PERFORMS I/O READS */
/* OF THE 8237 COUNT REGISTERS TO SIMULATE BUS */
/* ACTIVITY, AND TO DETERMINE WHEN TO TURN THE */
/* LINE AROUND. AFTER THE 8237 HAS REACHED */
/* TERMINAL COUNT, THE 8291A IS PROGRAMMED TO */
/* THE LISTENER STATE AND WAITS FOR THE BLOCK */
/* TO BE TRANSMITTED BACK FROM THE SECOND BOARD */
/* THIS DATA IS PLACED IN A SECOND BUFFER AND */
/* ITS CONTENTS COMPARED WITH THE ORIGINAL DATA */
/* TO CHECK FOR INTERFACE INTEGRITY. */

1 BOARD1:
DO;
/* PROCEDURES */

2 1 CO: PROCEDURE (XXX) ;
3 2 DECLARE XXX BYTE,
SER#STAT LITERALLY 'OFFF2H',
SER#DATA LITERALLY 'OFFFOH',
TXRDY LITERALLY '01H',
4 2 DO WHILE (INPUT (SER#STAT) AND TXRDY) <> TXRDY;
5 3 END;
6 2 OUTPUT (SER#DATA) = XXX;
7 2 END CO;

/* SETUP BUFFERS */
8 1 DECLARE BUFF2 (100) BYTE; /* RAM STORAGE AREA */
9 1 DECLARE BUFF1 (100) BYTE DATA

(1,2,3,4,5,6,7,8,9,10H,
11H, 12H, 13H, 14H, 15H, 16H, 17H, 18H, 19H, 20H,
21H, 22H, 23H, 24H, 25H, 26H, 27H, 28H, 29H, 30H,
31H, 32H, 33H, 34H, 35H, 36H, 37H, 38H, 39H, 40H,
41H, 42H, 43H, 44H, 45H, 46H, 47H, 48H, 49H, 50H,
51H, 52H, 53H, 54H, 55H, 56H, 57H, 58H, 59H, 60H,
61H, 62H, 63H, 64H, 65H, 66H, 67H, 68H, 69H, 70H,
71H, 72H, 73H, 74H, 75H, 76H, 77H, 78H, 79H, 80H,
81H, 82H, 83H, 84H, 85H, 86H, 87H, 88H, 89H, 90H,

```

PL/M-86 COMPILER BOARD1

```

91H, 92H, 93H, 94H, 95H, 96H, 97H, 98H, 99H, 0DH);
10 1  DECLARE BUFF3(17) BYTE DATA
      (0DH, 0AH, 'COMPARE ERROR', 0DH, 0AH); /* ROM STORAGE AREA */

      /* 8237 PORT ADDRESSES */

11 1  DECLARE

      CLEAR$FF      LITERALLY 'OFFDDH', /* MASTER CLEAR */
      START$0$LO    LITERALLY 'OFFDOH',
      START$0$HI    LITERALLY 'OFFDOH',
      0$COUNT$LO   LITERALLY 'OFFD1H',
      0$COUNT$HI   LITERALLY 'OFFD1H',
      SET$MODE      LITERALLY 'OFFDBH',
      CMD$37        LITERALLY 'OFFDBH',
      SET$MASK      LITERALLY 'OFFDFH',

      /* 8237 COMMAND - DATA BYTES */
12 1  DECLARE DMA$ADR$TALK POINTER;
13 1  DECLARE DMA$ADR$LSTN POINTER;

14 1  DECLARE

      RD$TRANSFER   LITERALLY '48H',
      WR$TRANSFER   LITERALLY '44H',
      NORM$TIME     LITERALLY '20H',
      TC$LO1        LITERALLY 'OFFH',
      TC$HI1        LITERALLY '00H',
      TC$LO2        LITERALLY '99D', /* 100 XFERS */
      TC            LITERALLY '01H',
      I             BYTE;

15 1  DECLARE

      DMA$WRD$TALK(2) WORD AT (@DMA$ADR$TALK),
      DMA$WRD$LSTN(2) WORD AT (@DMA$ADR$LSTN);

      /* 8291A PORT ADDRESSES */

16 1  DECLARE

      PORT$OUT      LITERALLY 'OFFCOH', /* DATA OUT*/
      PORT$IN       LITERALLY 'OFFCOH',
      STATUS$1      LITERALLY 'OFFC1H', /*INTR STAT 2*/
      STATUS$2      LITERALLY 'OFFC2H', /* INTR STAT 2 */
      ADDR$STATUS   LITERALLY 'OFFC4H',
      COMMAND$MOD   LITERALLY 'OFFC5H', /*CMD PASS THRU */
      ADDR$0        LITERALLY 'OFFC6H',
      EOS$REG       LITERALLY 'OFFC7H', /* EOS REGISTER */

```



```

/* 8291A COMMAND - DATA BYTES */

PL/M-86 COMPILER BOARD1

17 1 DECLARE

END$EOI LITERALLY '88H',
DNE LITERALLY '10H',
PON LITERALLY '00H',
RESET LITERALLY '02H',
CLEAR LITERALLY '00H',
DMA$REG$L LITERALLY '10H',
DMA$REG$T LITERALLY '20H',
MOD1$TD LITERALLY '80H',
MOD1$LO LITERALLY '40H',
EOS LITERALLY '0DH',
PRESCALER LITERALLY '23H',
HIGH$SPEED LITERALLY '0A4H',
OKAY LITERALLY 'OFFFFH',
XYZ BYTE.
MATCH WORD,
BD LITERALLY '02H',
BI LITERALLY '01H',
ERR LITERALLY '04H';

/* CODE BEGINS */

18 1 START91:

OUTPUT (STATUS$2) =CLEAR; /* SHUT-OFF DMA REG BITS TO */
/* PREVENT EXTRA DMA REGS */
/*FROM 8291A */

/* MANIPULATE DMA ADDRESS VARIABLES */

19 1 DMA$ADR$TALK =(@BUFF1);
20 1 DMA$ADR$LSTN =(@BUFF2);
21 1 DMA$WRD$TALK(1)=SHL (DMA$WRD$TALK(1), 4);
22 1 DMA$WRD$TALK(0)=DMA$WRD$TALK (0) + DMA$WRD$TALK (1);
23 1 DMA$WRD$LSTN(1)=SHL (DMA$WRD$LSTN (1), 4);
24 1 DMA$WRD$LSTN(0)=DMA$WRD$LSTN (0) +DMA$WRD$LSTN (1);

25 1 INIT37T:
/* INIT 8237 FOR TALKER FUNCTIONS */

26 1 OUTPUT (CLEAR$FF) =CLEAR; /* TOGGLE MASTER CLEAR */
27 1 OUTPUT (CMD$37) =NORM$TIME;
28 1 OUTPUT (SET$MODE) =RD$TRANSFER;
OUTPUT (SET$MASK) =CLEAR;
29 1 OUTPUT (START$0$LO) =DMA$WRD$TALK (0);
30 1 DMA$WRD$TALK (0) =SHR (DMA$WRD$TALK (0), 8);
31 1 OUTPUT (START$0$HI) =DMA$WRD$TALK (0);
32 1 OUTPUT (O$COUNT$LO) =TC$LO2;
33 1 OUTPUT (O$COUNT$HI) =TC$HI2;
/* INIT 8291A FOR TALKER FUNCTIONS */

PL/M-86 COMPILER BOARD1

```

```

34 1      OUTPUT (EOS$REG)      =EOS;
35 1      OUTPUT (COMMAND$MOD)  =END$EOI; /* EOI ON EOS SENT */
36 1      OUTPUT (ADDR$STATUS)  =MOD1$TO; /* TALK ONLY */
37 1      OUTPUT (COMMAND$MOD)  =PRESCALER;
38 1      OUTPUT (COMMAND$MOD)  =HIGH$SPEED;
39 1      OUTPUT (COMMAND$MOD)  =PON;

40 1      DO WHILE (INPUT (STATUS$1) AND BO) =0;
41 2      END; /* WAIT FOR BO INTR */
42 1      OUTPUT (PORT$OUT) = 0AAH;

43 1      DO WHILE (INPUT (STATUS$1) AND ERR) = ERR;
44 2      DO WHILE (INPUT (STATUS$1) AND BO) = 0;
45 3      END; /* WAIT FOR BO INTR */
46 2      OUTPUT (PORT$OUT) =0AAH;
47 2      END;

48 1      OUTPUT (STATUS$2) =DMA$REQ$T; /* ENABLE DMA REQS */

49 1      DO WHILE (INPUT (CMD$37) AND TC) <> TC;
50 2      /* WAIT FOR TC = 0 */
51 1      END;

51 1      INIT37L;

OUTPUT (STATUS$2) =CLEAR; /* DISABLE DMA REQS */

/* INIT 8237 FOR LISTENER FUNCTIONS */

52 1      OUTPUT (CLEAR$FF) 0=CLEAR; /* TOGGLE MASTER RESET */
53 2      OUTPUT (CMD$37)    =NORM$TIME;
54 1      OUTPUT (SET$MODE)  =WR$TRANSFER;
55 1      OUTPUT (SET$MASK)  =CLEAR;
56 1      OUTPUT (START$0$LO) =DMA$WRD$LSTN (0);
57 1      DMA$WRD$LSTN (0)    =SHR (DMA$WRD$LSTN (0), 8);
58 1      OUTPUT (START $0$HI) =DMA$WRD$LSTN (0);
59 1      OUTPUT (0$COUNT$LO) =TC$LO1;
60 1      OUTPUT (0$COUNT$HI) =TC$HI1;

/* INIT 8291A FOR LISTENER FUNCTIONS */

61 1      OUTPUT (COMMAND$MOD) =RESET;
62 1      OUTPUT (ADDR$STATUS) =MOD1$LO; /* LISTEN ONLY */
63 1      OUTPUT (COMMAND$MOD) =PON;

64 1      DO WHILE (INPUT (STATUS$1) AND BI) =0;
65 2      END; /* WAIT FOR BI INTR */
66 1      XYZ = INPUT (PORT$IN);

67 1      OUTPUT (STATUS$2) =DMA$REQ$L; /* ENABLE DMA REQS */

68 1      DO WHILE (INPUT (STATUS$1) AND DNE)<> DNE;
/* WAIT FOR EOI RECEIVED */

```

PL/M-86 COMPILER BOARD 1

```
70 1  CMPBLKS
      /* COMPARE THE TWO BUFFERS CONTENTS */
      MATCH=CMPB (@BUFF1, @BUFF2, 100);
71 1  IF MATCH = OKAY THEN GOTO START91;
      /* SEND ERROR MESSAGE IN BUFFER 3 */
73 1  DO I=0 TO 16;
74 2      CALL CO (BUFF 3 (I) );
75 2  END;
76 1  GOTO START91;
77 1  END;
```

## MODULE INFORMATION:

CODE AREA SIZE	=01DBH	475D
CONSTANT AREA SIZE	=0075H	117D
VARIABLE AREA SIZE	=0070H	112D
MAXIMUM STACK SIZE	=0006H	6D
243 LINES READ		
0 PROGRAM ERROR (S)		

END OF PL/M-86 COMPILATION

PL/M-86 COMPILER BOARD2

ISIS-II PL/M-86 V1.1 COMPILATION OF MODULE BOARD2  
 OBJECT MODULE PLACED IN : F1: BRD2, OBJ  
 COMPILER INVOKED BY: PLM86 :F1: BRD2, SRC

```

/* BOARD 2 TPT PROGRAM */
/* */
/* THIS BOARD LISTENS TO THE OTHER BOARD (1) */
/* AND DMA'S DATA INTO A BUFFER, WHILE WAITING */
/* FOR THE END INTERRUPT BIT TO BECOME ACTIVE */
/* UPON END ACTIVE, THE DATA IN THE BUFFER IS */
/* SENT BACK TO THE FIRST BOARD VIA THE GPID */
/* WHEN THE BLOCK IS FINISHED THE 8291A IS */
/* PROGRAMMED BACK INTO THE LISTENER MODE */

1 BOARD2:
DO;
/* 8237 PORT ADDRESSES */

2 1 DECLARE

CLEAR$FF LITERALLY 'OFFDDH', /*MASTER CLEAR */
START$0$Lo LITERALLY 'OFFDOH',
START$0$HI LITERALLY 'OFFDOH',
O$COUNT$Lo LITERALLY 'OFFDIH',
O$COUNT$HI LITERALLY 'OFFDIH',
SET$MODE LITERALLY 'OFFDBH',
CMD$37 LITERALLY 'OFFDBH',
SET$MASK LITERALLY 'OFFDFH',

/* 8237 COMMAND - DATA BYTES */

3 1 DECLARE

RD$TRANSFER LITERALLY '48H',
WR$TRANSFER LITERALLY '44H',
ADDR$1A LITERALLY '00H',
ADDR$1B LITERALLY '01H',
NORM$TIME LITERALLY '20H',
TC$LO1 LITERALLY 'OFFH',
TC$HI1 LITERALLY '00H',
TC$LO2 LITERALLY '99D',
TC$HI2 LITERALLY '00H',
TC LITERALLY '01H',

/* 8291A PORT ADDRESSES */

4 1 DECLARE

PORT$OUT LITERALLY 'OFFCOH',
PORT$IN LITERALLY 'OFFCOH', /* DATA IN */
STATUS$1 LITERALLY 'OFFC1H', /* INTR STAT 1 */
STATUS$2 LITERALLY 'OFFC2H', /* INTR STAT 2 */
ADDR$STATUS LITERALLY 'OFFC4H', /* ADDR STAT */
COMMAND$MOD LITERALLY 'OFFC5H', /* CMD PASS THRU */

```

PL/M-86 COMPILER BOARD2

```

ADDR#0 LITERALLY 'OFFC6H',
EOS$REG LITERALLY 'OFFC7H', /* EOS REGISTER */

/* 8291A COMMAND - DATA BYTES */

5 1 DECLARE

END$EOI LITERALLY '88H',
DNE LITERALLY '10H',
PDN LITERALLY '00H',
RESET LITERALLY '02H',
CLEAR LITERALLY '00H',
DMA$REQ$L LITERALLY '10H',
DMA$REQ$T LITERALLY '20H',
MOD1$TD LITERALLY '80H',
MOD1$LD LITERALLY '40',
EOS LITERALLY '0DH',
PRESCALER LITERALLY '23H',
HIGH$SPEED LITERALLY 'A4H',
XYZ BYTE,
B0 LITERALLY '02H',
BI LITERALLY '01H',
ERR LITERALLY '04H',

6 1 START91;

OUTPUT (STATUS#2) =CLEAR; /* END INITIALIZATION STATE */

/* INIT 8237 FOR LISTENER FUNCTION */

7 1 INIT37L;

OUTPUT (CLEAR$FF) =CLEAR; /* TOGGLE MASTER RESET */
8 1 OUTPUT (CMD#37) =NDRM$TIME;
9 1 OUTPUT (SET$MODE) =WR$TRANSFER; /* BLOCK XFER MODE */
10 1 OUTPUT (SET$MASK) =CLEAR;
11 1 OUTPUT (START#0$LO) =ADDR$1A;
12 1 OUTPUT (START#0$HI) =ADDR$1B;
13 1 OUTPUT (G$COUNT$LO) =TC$L01;
14 1 OUTPUT (D$COUNT$HI) =TC$H11;

/* INIT 8291A FOR LISTENER FUNCTIONS */

15 1 OUTPUT (COMMAND$MOD) =RESET;
16 1 OUTPUT (ADDR$STATUS) =MOD1$LD;
17 1 OUTPUT (COMMAND$MOD) =PDN;
18 1 DO WHILE (INPUT (STATUS#1) AND BI) =0;
19 2 END; /* WAIT FOR BI INTR */
20 1 XYZ= INPUT (PORT$IN);
21 1 OUTPUT (STATUS#2) =DMA$REQ$L;

/* WAIT UNTIL EOI RCVD AND END INTR-BIT SET */

22 1 DO WHILE (INPUT (STATUS#1) AND DNE ) <> DNE;

```

PL/M-86 COMPILER BOARD2

```

23 1          END;

24 1          INIT37T;
           /* INIT 8237 FOR TALKER FUNCTION */

           OUTPUT (STATUS#2) =CLEAR; /* CLEAR 8291A DRQ */
25 1          OUTPUT (CLEAR#FF) =CLEAR;
26 1          OUTPUT (CMD#37) =NORM$TIME;
27 1          OUTPUT (SET$MODE) =RD$TRANSFER; /* BLOCK XFER MODE */
28 1          OUTPUT (SET$MASK) =CLEAR;
29 1          OUTPUT (START#O$LO) =ADDR#1A;
30 1          OUTPUT (START#O$HI) =ADDR#1B;
31 1          OUTPUT (O$COUNT#LO) =TC$LO2;
32 1          OUTPUT (O$COUNT#HI) =TC$HI2;

           /* INIT 8291A FOR TALKER FUNCTION */

33 1          OUTPUT (EOS$REG) =EOS;
34 1          OUTPUT (COMMAND$MOD) =END#EOI; /* EOI ON EOS SENT */
35 1          OUTPUT (ADDR$STATUS) =MOD1$TD; /* TALK ONLY */
36 1          OUTPUT (COMMAND$MOD) =PRESCALER;
37 1          OUTPUT (COMMAND$MOD) =HIGH$SPEED;
38 1          OUTPUT (COMMAND$MOD) =PON;

39 1          DO WHILE (INPUT (STATUS#1) AND BO) =0;
40 2          END; /* WAIT FOR BO INTR */
41 1          OUTPUT (PORT$OUT) =OAAH;

42 1          DO WHILE (INPUT (STATUS#1) AND ERR) =ERR;
43 2          DO WHILE (INPUT (STATUS#1) AND BO) =0;
44 3          END; /* WAIT FOR BO INTR */
45 2          OUTPUT (PORT$OUT) =OAAH;
46 2          END;

47 1          OUTPUT (STATUS#2) =DMA$REG#T;
           /* WAIT FOR TC=0 */

48 1          DO WHILE (INPUT (CMD#37) AND TC) <> TC;
49 2          END;

50 1          GOTO START91;

51 1          END;

```

## MODULE INFORMATION

```

CODE AREA SIZE      =0122H      290D
CONSTANT AREA SIZE  =0000H      0D
VARIABLE AREA SIZE  =0001H      1D
MAXIMUM STACK SIZE  =0000H      0D
152 LINES READ
0 PROGRAM ERROR (S)

```

### APPENDIX 3 SOFTWARE FOR HP 9835A

```

10  REM SEND IN
INTERFACE CLEAR
20  ABORTIO 7
30  REM FORCE E
RRORS UNTIL LIST
ENERS ACTIVE
40  Frcerr:  OUT
PUT 704 USING "#
,K";"B"
50  Chkstat:  ST
ATUS 7;Stat1,Sta
t2,Stat3,Stat4
60  Err=Stat2 A
ND 1
70  IF Err=1 TH
EN GOTO Frcerr
80  PRINT CHR$(
12),"LISTENERS A
RE ON LINE "
90  REM CONFIGU
RE PPOLL
100  PPOLL CONF
IGURE 704;"000000
00"
110

```

```

! response on
bit 4
120  PRINT CHR$(
12),"PARALLEL PO
LL CONFIGURED"
130  REM ENABLE
KEYBOARD INTERRU
PT
140  PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
150  Keyen:  ON K
BD GOSUB 610
160  STATUS 7;St
at1,Stat2,Stat3,

```

```

Stat4
170  Sra=BINAND(
Stat1,128)
180  IF Sra=0 TH
EN GOTO Keyen
190  OFF KBD
200  PRINT CHR$(
12),"SRQ RECEIVE
D"
210  PRINT "SEND
ING PARALLEL POL
L RESPONSE MESSA
GE"
220  REM EXECUTI
NG PARALLEL POLL
230  Ppollbyte=P
POLL(7)
240  PRINT "PARA
LLEL POLL BYTE =
";Ppollbyte
250  PRINT "----
-----"
260  Ppollbyte=B
INAND(Ppollbyte,
8)
270  IF Ppollbyt
e=0 THEN GOTO P8
291
280  PRINT "SRQ
NOT FROM 8291"
281  PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
290  GOTO Keyen
300  P8291:  PRIN
T "SRQ IS FROM N
OC 8291 ... THE
ENTERPRISE"
310  PRINT "PERF

```

```

FORMING SERIAL PO
LL TO GET STATUS
"
320 STATUS 704;
Stat
330 PRINT CHR$(
12),"Status = ";
Stat
340 Dxfer=BINAN
D(Stat,1)
520 IF Dxfer>0
THEN GOTO Rcvr
530 GOTO Keyen
531 Rcvr: REM R
EADY TO RCY CHAR
S FROM GPIB
540 DIM G#[80]
550 ENTER 704 U
SING "%,T";G#
560 PRINT CHR$(
12),G#
570 PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
580 GOTO Keyen
590 REM INTERRU
PT SERVICE ROUTI
NES
600 REM GET KEY
BOARD DATA
610 Whatkey: DI
M K#[80]
620 K#=KBD#
630 IF K#="G" T
HEN GOTO Get
640 IF K#="D" T
HEN GOTO Dec
650 IF K#="R" T
HEN GOTO Rem
660 IF K#="H" T
HEN GOTO Help
670 IF K#="X" T
HEN GOTO Xmit
680 Get: TRIGGE

```

```

R 704
690 PRINT CHR$(
12),"GROUP EXECU
TE TRIGGER SENT"
700 PRINT " "
710 PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
720 RETURN
730 Dec: RESET
704
740 PRINT CHR$(
12),"SELECTIVE D
EVICE CLEAR SENT"
"
750 PRINT " "
760 PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
770 RETURN
780 Rem: LOCAL
704
790 PRINT CHR$(
12),"REMOTE MESS
AGE SENT"
800 PRINT " "
810 PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
820 RETURN
830 Help: PRINT
CHR$(12)
840 PRINT " @@@
@ OPERATOR ALLOW
ABLE COMMANDS @@
@"
850 PRINT " hit
key result"
860 PRINT " G
Send GET m
essage"
870 PRINT " D
Send DEC m
essage"

```



```
880 PRINT " R
      Send REM/L
OC message"
890 PRINT " X
      Xmits keyb
oard input to 82
91"
900 PRINT " H
      Prints thi
s table"
910 PRINT " "
920 PRINT "...
so ahead, TRY IT
!"
930 RETURN
```

```
940 Xmit: DIM A
$[80]
950 PRINT CHR$(
12),"Enter data
to send and hit
CONTINUE"
960 INPUT A$
970 OUTPUT 704;
A$
971 EOI 7;0
980 PRINT "COMM
AND = ? (HIT
'H' FOR LIST)"
990 RETURN
1000 END
```

## APPENDIX 4

# SOFTWARE FOR HP 8088/HP 9835A VIA GPIB

PL/M-86 COMPILER    HPIB

ISIS-II PL/M-86 V1.1 COMPILATION OF MODULE HPIB  
 OBJECT MODULE PLACED IN :F1:HPIB.OBJ  
 COMPILER INVOKED BY: PLM86 :F1:HPIB.SRC LARGE

```

1          HPIB:
           /*

           PARAMETER DECLARATIONS
           */

           DO;

2 1        DECLARE

           ADDR$HI        LITERALLY    '01H',
           ADDR$LO        LITERALLY    '00H',
           ADSC            LITERALLY    '01H',
           BI              LITERALLY    '01H',
           BO              LITERALLY    '02H',
           CHAR$COUNT    BYTE,
           CHAR            BYTE,
           CHARS(80)      BYTE,
           CLEAR           LITERALLY    '00H',
           CPT             LITERALLY    '80H',
           CRLF            LITERALLY    '0AH',
           DEC             LITERALLY    '0BH',
           DMA$ADR$LSTN    POINTER,
           DMA$ADR$TALK    POINTER,
           DMA$WRD$LSTN(2) WORD AT        (@DMA$ADR$LSTN),
           DMA$WRD$TALK(2) WORD AT        (@DMA$ADR$TALK),
           DMA$REG$L       LITERALLY    '10H',
           DMA$REG$T       LITERALLY    '20H',
           DNE             LITERALLY    '10H',
           END$EOI         LITERALLY    '8BH',
           EOS             LITERALLY    '0DH',
           ERR             LITERALLY    '04H',
           GET             LITERALLY    '20H',
           I                BYTE,
           LISTEN          LITERALLY    '04H',
           MLA             LITERALLY    '04H',
           MODE$1          LITERALLY    '01H',
           NO$DMA          LITERALLY    '00H',
           NO$RSV          LITERALLY    '00H',
           NORM$TIME       LITERALLY    '20H',
           PDN             LITERALLY    '00H',
           PPC             LITERALLY    '05H',
           PPE$MASK        LITERALLY    '60H',
           PPOLL$CNFG$FLAG LITERALLY    '01H',
           PPOLL$EN$BYTE    BYTE,
           PRI$BUF(80)     BYTE AT        (@CHARS),
           RD$XFER         LITERALLY    '4BH',
           RESET           LITERALLY    '02H',
           REMC            LITERALLY    '02H',
           RSV             LITERALLY    '40H',
           RXRDY           LITERALLY    '02H',

```

PL/M-86 COMPILER HP1B

```

SRGS          LITERALLY  '40H',
STAT1         BYTE,
STAT2         BYTE,
TALK          LITERALLY  '02H',
TA$OR$LA     BYTE,
TRQ           LITERALLY  '41H',
TC            LITERALLY  '01H',
TC$HI        LITERALLY  '00H',
TC$LO        LITERALLY  'OFFH',
TXRDY        LITERALLY  '01H',
UDC           BYTE,
WR$XFER      LITERALLY  '44H',
XYZ           BYTE;

```

/\*

PORT DECLARATIONS

\*/

3 1

DECLARE

```

ADDR$0        LITERALLY  'OFFC6H',
ADDR$STATUS   LITERALLY  'OFFC4H',
CLEAR$FF      LITERALLY  'OFFDDH',
CMD$37        LITERALLY  'OFFDBH',
COMMAND$MOD   LITERALLY  'OFFC5H',
COUNT$HI     LITERALLY  'OFFD1H',
COUNT$LO     LITERALLY  'OFFD1H',
CPT$REG       LITERALLY  'OFFC5H',
EOS$REG       LITERALLY  'OFFC7H',
PORT$IN       LITERALLY  'OFFC0H',
PORT$OUT      LITERALLY  'OFFC0H',
SER$DATA      LITERALLY  'OFFF0H',
SER$STAT      LITERALLY  'OFFF2H',
SET$MASK      LITERALLY  'OFFDFH',
SET$MODE      LITERALLY  'OFFDBH',
SPOLL$STAT    LITERALLY  'OFFC3H',
START$HI      LITERALLY  'OFFD0H',
START$LO      LITERALLY  'OFFD0H',
STATUS$1      LITERALLY  'OFFC1H',
STATUS$2      LITERALLY  'OFFC2H';

```

/\* crt messages list \*/

```

4 1  DECLARE GET$MSG(11) BYTE DATA (ODH, OAH, 'TRIGGER', OAH, ODH);
5 1  DECLARE DEC$MSG(16) BYTE DATA (ODH, OAH, 'DEVICE CLEAR', OAH, ODH);
6 1  DECLARE REMC$MSG(10) BYTE DATA (ODH, OAH, 'REMOTE', ODH, OAH);
7 1  DECLARE CPT$MSG(22) BYTE DATA (ODH, OAH, 'UNDEF CMD RECEIVED', OAH, ODH);
8 1  DECLARE HUH$MSG(11) BYTE DATA (ODH, OAH, 'HUH ???', ODH, OAH);

```

/\* called procedures \*/

9 1 REGSER: PROCEDURE;

PL/M-86 COMPILER

HP1B

```

10  2          OUTPUT (SPOLL$STAT)=TRG;
11  2          DO WHILE (INPUT (SPOLL$STAT) AND SRQS)=SRQS;
12  3          END;
13  2          OUTPUT (SPOLL$STAT)=NO$RSV;
14  2          END REGSER;
15  1  CO:  PROCEDURE (XXX);
16  2          DECLARE
            XXX          BYTE;
17  2          DO WHILE (INPUT (SER$STAT) AND TXRDY) <> TXRDY;
18  3          END;
19  2          OUTPUT (SER$DATA)=XXX;
20  2          END CO;
21  1  HUH:  PROCEDURE;
22  2          DO I=0 TO 10;
23  3          CALL CO (HUH$MSG(I));
24  3          END;
25  2          END HUH;
26  1  CI:   PROCEDURE;
27  2          IF (INPUT (SER$STAT) AND RXRDY)=RXRDY THEN
28  2          DO;
29  3          I=0;
30  3          CHAR$COUNT=0;
31  3  STORE$CHAR:  CHAR=(INPUT (SER$DATA) AND 7FH);
32  3          CHAR$COUNT=CHAR$COUNT+1;
33  3          CALL CO (CHAR);
34  3          CHARS(I)=CHAR;
35  3          I=I+1;
36  3          IF CHAR <> CRLF THEN
37  3          DO;
38  4          DO WHILE (INPUT (SER$STAT) AND RXRDY) <> RXRDY;
39  5          END;
40  4          GOTO STORE$CHAR;
41  4          END;
42  3          CALL REGSER;
43  3          END;
44  2          END CI;
45  1  TALK$EXEC:  PROCEDURE;
46  2          OUTPUT (STATUS$2)=CLEAR;

          /*
          manipulate address bits for DMA controller
          */
47  2          DMA$ADR$TALK=@CHARS;
48  2          DMA$WRD$TALK(1)=SHL (DMA$WRD$TALK(1),4);
49  2          DMA$WRD$TALK(0)=DMA$WRD$TALK(0)+DMA$WRD$TALK(1);
50  2          OUTPUT (CLEAR$FF)=CLEAR;

```

PL/M-86 COMPILER

HPIB

```

51 2      OUTPUT (CMD37)=NORM$TIME;
52 2      OUTPUT (SET$MODE)=RD$XFER;
53 2      OUTPUT (SET$MASK)=CLEAR;
54 2      OUTPUT (START$LO)=DMA$WRD$TALK(O);
55 2      DMA$WRD$TALK(O)=SHR(DMA$WRD$TALK(O),8);
56 2      OUTPUT (START$HI)=DMA$WRD$TALK(O);
57 2      OUTPUT (COUNT$LO)=CHAR$COUNT;
58 2      OUTPUT (COUNT$HI)=0;

59 2      OUTPUT (EOS$REG)=EOS;
60 2      OUTPUT (COMMAND$MOD)=END$EOI;

61 2      DO WHILE (INPUT (STATUS$1) AND BO)=0;
62 3      END;
63 2      OUTPUT (PORT$OUT)=0AAH;

64 2      DO WHILE (INPUT (STATUS$1) AND ERR)=ERR;
65 3      DO WHILE (INPUT (STATUS$1) AND BO)=0;
66 4      END;
67 3      OUTPUT (PORT$OUT)=0AAH;
68 3      END;
69 2      OUTPUT (STATUS$2)=DMA$REG$T;

70 2      END TALK$EXEC;

71 1      LISTEN$EXEC:  PROCEDURE;

72 2      OUTPUT (STATUS$2)=CLEAR;
73 2      OUTPUT (CLEAR$FF)=CLEAR;
74 2      OUTPUT (CMD$37)=NORM$TIME;
75 2      OUTPUT (SET$MODE)=WR$XFER;
76 2      OUTPUT (SET$MASK)=CLEAR;
77 2      DMA$ADR$LSTN=@CHARS;
78 2      DMA$WRD$LSTN(1)=SHL(DMA$WRD$LSTN(1),4);
79 2      DMA$WRD$LSTN(O)=DMA$WRD$LSTN(O)+DMA$WRD$LSTN(1);
80 2      OUTPUT (START$LO)=DMA$WRD$LSTN(O);
81 2      DMA$WRD$LSTN(O)=SHR(DMA$WRD$LSTN(O),8);
82 2      OUTPUT (START$HI)=DMA$WRD$LSTN(O);
83 2      OUTPUT (COUNT$LO)=TC$LO;
84 2      OUTPUT (COUNT$HI)=TC$HI;
85 2      OUTPUT (STATUS$2)=DMA$REG$L;

86 2      END LISTEN$EXEC;

87 1      PRINTER:  PROCEDURE;

88 2      I=0;

89 2      DO WHILE PRI$BUF(I) <>CRLF;
90 3      CALL CO (PRI$BUF(I));
91 3      I=I+1;
92 3      END;
93 2      CALL CO (PRI$BUF(I));

94 2      END PRINTER;

```

PL/M-86 COMPILER HP1B

```

95 1  ADSC$EXEC:  PROCEDURE;

96 2          TA$OR$LA=INPUT (ADDR$STATUS);

97 2          IF (TA$OR$LA AND TALK)=TALK THEN
98 2              CALL TALK$EXEC;
99 2          IF (TA$OR$LA AND LISTEN)=LISTEN THEN
100 2              CALL LISTEN$EXEC;

101 2         END ADSC$EXEC;

102 1  GET$EXEC:  PROCEDURE;
103 2          DO I=0 TO 10;
104 3              CALL CD (GET$MSG(I));
105 3          END;
106 2         END GET$EXEC;

107 1  DEC$EXEC:  PROCEDURE;
108 2          DO I=0 TO 15;
109 3              CALL CD (DEC$MSG(I));
110 3          END;
111 2         END DEC$EXEC;

112 1  REMC$EXEC: PROCEDURE;
113 2          DO I=0 TO 9;
114 3              CALL CD (REMC$MSG(I));
115 3          END;
116 2         END REMC$EXEC;

117 1  PPOLL$CON: PROCEDURE;

118 2          OUTPUT (COMMAND$MOD)=PPOLL$CNFG$FLAG;

119 2         END PPOLL$CON;

120 1  PPOLL$EN:  PROCEDURE;

121 2          PPOLL$EN$BYTE=(UDC AND 6FH);
122 2          OUTPUT (COMMAND$MOD)=PPOLL$EN$BYTE;

123 2         END PPOLL$EN;

124 1  CPT$EXEC:  PROCEDURE;
125 2          DO I=0 TO 21;
126 3              CALL CD (CPT$MSG(I));
127 3          END;

128 2          UDC=INPUT (CPT$REG);
129 2          UDC=(UDC AND 7FH);
130 2          IF (UDC AND PPC)=PPC THEN
131 2              CALL PPOLL$CON;

132 2          IF (UDC AND PPE$MASK)=PPE$MASK THEN
133 2              CALL PPOLL$EN;

```

PL/M-86 COMPILER

HP1B

```

134 2          END CPT$EXEC;
      /*
      BEGIN CODE
      */

135 1          INIT:

                OUTPUT (CLEAR$FF) =CLEAR;
136 1          OUTPUT (COMMAND$MOD) =RESET;
137 1          OUTPUT (ADDR$STATUS) =MODE$1;
138 1          OUTPUT (ADDR$0) =MLA;
139 1          OUTPUT (STATUS$2) =NO$DMA;
140 1          OUTPUT (COMMAND$MOD) =PON;

141 1          LISTENERS:

                /* response to listeners check */

                DO WHILE (INPUT (STATUS$1) AND BI)=0;
142 2          END;

143 1          XYZ=INPUT (PORT$IN);
144 1          XYZ=INPUT (STATUS$2);

145 1          CMD:

                RDSTAT:
                /* read status registers and interpret command */

                STAT1=INPUT (STATUS$1);
146 1          STAT2=INPUT (STATUS$2);

147 1          IF (STAT1 AND DNE)=DNE THEN
148 1          CALL PRINTER;
149 1          IF (STAT1 AND CPT)=CPT THEN
150 1          DO;
151 2          CALL CPT$EXEC;
152 2          STAT2=(STAT2 AND OFEH);
153 2          END;
154 1          IF (STAT1 AND GET)=GET THEN
155 1          DO;
156 2          CALL GET$EXEC;
157 2          STAT2=(STAT2 AND OFEH);
158 2          END;
159 1          IF (STAT1 AND DEC)=DEC THEN
160 1          DO;
161 2          CALL DEC$EXEC;
162 2          STAT2=(STAT2 AND OFEH);
163 2          END;
164 1          IF (STAT2 AND REMC)=REMC THEN
165 1          DO;
166 2          CALL REMC$EXEC;
167 2          STAT2=(STAT2 AND OFEH);
168 2          END;
169 1          IF (STAT2 AND ADSC)=ADSC THEN

```

PL/M-86 COMPILER      HP1B

```
170  1          DO;
171  2          CALL ADSC$EXEC;
172  2          STAT2=(STAT2 AND OFEH);
173  2          END;

174  1          CALL CI;

175  1          GOTO CMD;

176  1          END;
```

## MODULE INFORMATION:

```
CODE AREA SIZE      = 0475H   1141D
CONSTANT AREA SIZE  = 0000H    0D
VARIABLE AREA SIZE  = 0061H   97D
MAXIMUM STACK SIZE  = 000AH   10D
349 LINES READ
0 PROGRAM ERROR(S)
```

-END OF PL/M-86 COMPILATION






June 1982

**LSI Transceiver Chips Complete  
GPIB Interface**

**Pradip Madan, Jim Frederick**  
Computer Design, March 1982



# LSI TRANSCEIVER CHIPS COMPLETE GPIB INTERFACE

**A GPIB interface meeting IEEE 488 standards can be built with only three or four chips!**

---

by **Pradip Madan and  
Jim Frederick**

---

**T**he decision to support the IEEE 488 standard with integrated circuits was based on the potential popularity of the interface standard and its applications potential. Although a serial interface supports many system throughput requirements, a parallel interface over short distances can provide much higher data transfer rates, yet remain economical despite the extra interconnection copper required.

The IEEE 488 standard is for a parallel interface designed to operate over a limited distance. Its general purpose nature makes the general purpose interface bus (GPIB) attractive for a variety of systems, and also allows manufacturers to design their equipment interfaces to a common standard. As a result, users can mix equipment from different manufacturers without having to adapt the interfaces for compatibility. To date the GPIB has been incorporated in computer peripherals, such as printers, but the most applications have been in programmable instrumentation systems. Other GPIB applications include camera control in computer controlled studios, electronic surveillance, peripheral control, modular add-ons to photocopiers, and so forth.

---

*Pradip Madan is the product manager for microprocessor peripheral components at Intel Corp, 2625 Walsh Ave, Santa Clara, CA 95051, where he has been employed for 2 years. He has a BSEE, an MS in computer science, and an MBA in finance.*


## Integration benefit

Shortly after the IEEE committee had put the final touches on its standard specifications, engineers began building GPIB interface subsystems. Because the standard had just been defined, there were no large scale integration (LSI) chips available. Therefore, the first GPIB implementations were board level designs replete with small scale integration (SSI) and medium scale integration (MSI) logic chips. A typical effort included four or five rows of ten chips each.

With the advent of integrated circuit GPIB chips, chip counts dropped dramatically, reliability improved, and space requirements shrank. Consequently, the price range of systems for which GPIB had become practical began to decrease. A fully functional GPIB subsystem can now be constructed with less than one-tenth the number of chips formerly required. In fact, the complete

---

*Jim Frederick is a microcomputer design engineer at Intel Corp. Since joining the company in 1974, he has been involved in several different projects. Mr Frederick has studied at the College of San Mateo, and the University of Santa Clara.*



talker/listener/controller mode logic resides in four LSI chips: one Intel 8291A talker/listener, one 8292 controller, and two 8293 transceivers. All these LSI, including the transceiver, are implemented in metal oxide semiconductor (MOS) technology.

Unlike the controller or talker/listener functions which could be integrated routinely in N-channel MOS (NMOS) technology, the transceiver posed special problems in MOS integration.

*The chip's size includes a 7-mil ground line and two ground pads in order to handle the 432-mA current.*

The standard calls for the transceiver circuitry to be able to drive each of the 16 bus lines with a nominal 48 mA of current. In addition, it specifies a minimum required input hysteresis and places a limit on propagation delays. Driving relatively high currents quickly was not a familiar province of MOS technology. Certainly the garden variety NMOS lacked the necessary speed-power product to handle the task.

However, progress in NMOS technology has produced the high speed, densely integrated high performance MOS (HMOS) technology which has the necessary characteristics to meet the current drive and propagation speed requisites.

#### Designing the 8293 transceiver


Although the 48-mA drive required by the 16 GPIB lines had only been implemented with bipolar technology before, HMOS technology—with its reduced gate lengths, smaller size, and lower parasitic capacitance—looked like it could handle the job. Architecturally, the 8293 contains nine transceiver circuits which can be configured for data or interface management line transceivers. Nine open collector or 3-state line drivers that could sink 48 mA, in addition to twelve Schmitt-type line receivers, were used to implement the nine transceivers. Fig 1 is a schematic representation of one of these 3-state drivers.

Additional logic was added for decoding the transmit/receive mode control of each of the transceivers. The 8293 was conceived as operating in four distinct modes: talker/listener control transceiver, talker/listener/controller control transceiver, talker/listener data transceiver, and/or talker/listener/controller data transceiver. Thus, a 2-pin select scheme allows a user to select the desired operating mode.

#### Choosing appropriate active devices

All of the 8293's functional elements required only four different types of active field effect transistors (FETs). Low threshold enhancement type devices show good high output voltage characteristics, and were used as output pullup devices in push-pull 3-state drivers. Enhancement type FETs were also used for fast switching and low leakage: depletion type devices were used for resistive pullup in buffering. Depletion type FETs also played an important role in meeting the hysteresis specifications of the IEEE 488 standard. Finally, higher threshold depletion type devices were used to prevent the bus lines from being disturbed on power-up and power-down.

A conventional MOS transistor capable of supplying 48 mA at 0.5 V would have been physically too large. HMOS technology, however, permits such a device to be fabricated in an area of less than 150 mil<sup>2</sup> (97 mm<sup>2</sup>). Furthermore, the low speed/power product of HMOS allowed a multi-stage design so that, like transistor-transistor logic (TTL) circuitry, natural hysteresis could be built into the receivers.



The IEEE 488 interface standard specifies an 8-bit parallel, bidirectional data bus with eight additional lines for data-byte transfer control and general interface management. The three data-byte transfer lines are data valid (DAV), not ready for data (NRFD), and not data accepted (NDAC). States of these three lines determine when data on the 8-bit data bus are valid, ready to be received, and received, respectively. General interface management lines are interface clear (IFC), attention (ATN), service request (SRQ), remote enable (REN), and end or identify (EOI). These lines are used to clear the bus and establish control, initiate polling, pass control from a controller to another controller or the front panel, and indicate the end of a transfer sequence.

### Special layout techniques

The transceiver was implemented using new layout techniques aimed at reducing the series resistance in the polysilicon gate structures of the large transistors, and routing ac signal paths over metal interconnects in order to reduce capacitance and series resistance. Chip size, 188 x 156 mils (5 x 4 mm), includes a 7-mil (0.2-mm) ground line and two ground pads in order to handle the 432-mA current generated when all drivers are on. Power consumption is 300 mW, typically, with driver or receiver speeds of 20 ns under light loads and speeds of 85 ns under the maximum load of 4500 pF.

### Signaling a new trend?

Until the advent of the 8293, complex MOS chips relied on bipolar drivers to handle the heavy bus loading found in complex systems. The 8293 could point the way to future microprocessors and controllers that include their own MOS drivers. Such a scheme would significantly reduce the time lost by going through external buffers. It would also provide all the other benefits of system integration.

The 8293 is essentially a non inverting buffer chip capable of driving high currents. The 8291A talker/listener chip and 8292 GPIB controller chip are designed to interface with the 8080, 8085, iAPX 86, iAPX 88, and 8048/8051 microprocessors and single-chip microcomputers. However, the 8291A and 8292 cannot electrically drive a standard IEEE 488 bus by themselves. Thus, the 8293 was designed to interface between the GPIB and a single 8291A or a combination of the 8291A and 8292. (See Fig 2.)

The chip is divided into nine distinct transceivers. Each one's characteristics, such as 3-state or open-collector outputs, and transmit or receive modes of operation, are determined by internal logic control. (See Fig 3.) Thus, in mode 0 talker/listener control configuration the attention (ATN) transceiver is forced into an input-only mode with respect to the bus's ATN line. The end or identify ( $\overline{EOI}$ ) transceiver, on the other hand, is either a transmitter or receiver depending on the state of the transmit/receive ( $T/\overline{R2}$ ) line. Its interface to the GPIB is 3-state because of the fixed 5 V logic on the  $\overline{EOI}$  transceiver's output control. In mode 1, the talker/listener data configuration, the 8293 is a true transceiver with its operations mode controlled by the state of the  $T/\overline{R1}$  line and its output characteristics (3-state or open-collector) determined by the states of the ATN and  $\overline{EOI}$  lines. (See Fig 3.)




Fig 1 3-state driver schematic. Nine such open collector drivers are used in the interface.





Fig 2 8293 is designed for use in talker/listener implementation (a), or for talker/listener/controller interface (b).



**Fig 3** Internal logic controls for each transceiver will be either fixed or subject to control via external logic. In mode 0, chip is set up for control, thus some transceivers are fixed in transmit or receive mode only. In mode 1, chip is configured as true transceiver—all nine transceivers can transmit or receive depending on state of T/R $\bar{I}$  pin. In (a) is talker/listener control configuration, and in (b), talker/listener data configuration.

The talker/listener/controller control configuration, mode 2, is a full transceiver mode but the operation mode of the transceivers is determined by more complex combinational logic. (See Fig 4.) The fourth mode (mode 3), which is the talker/listener/controller data configuration, is again a true transceiver whose mode of operation is controlled by the state of the T/R $\bar{I}$  line. In


this mode, some additional interval combinational logic is enabled to permit the 8293 to support the 8292 in taking bus control synchronously.

*...complete talker/listener/controller mode logic resides in four LSI chips.*

The 8293's overall mode (mode 0, 1, 2, or 3) is determined by the state on the option pins 26 and 27. For example, if both pins are tied low (0 V), the chip is in mode 0. If both are high (5 V) it is in mode 3. The particular state of these pins will determine the characteristics of the other 26 pins. (See the Table, "8293 Mode Selection Pin Mapping.")

#### Talker/listener only

If the IEEE 488 is to be implemented in a system that is able to talk and listen (eg, a digital multimeter), only talk (eg, a counter), or only listen (eg, a signal generator),



**Fig 4 Mode 2 is control configuration. Operating nodes of individual transceivers are controlled by external signals and internal combinational logic. Chip in mode 3 acts like true transceiver, as in mode 1, except some extra functions have been included in order to support controller function. In (a), talker/listener/controller configuration is for control, and in (b), for data.**

then the entire interface can be built with a single 8291A and a pair of 8293s. (See Fig 5.) In this configuration, one 8293 handles the eight data lines D101 to D108 and the other handles the data-byte transfer handshake lines and general interface management lines. Both transceivers are connected to the 8291A's  $\overline{\text{ATN}}$ , and  $\overline{\text{E01}}$ , and T/R1 lines.


#### Talker/listener/controller

For an IEEE 488 controller (like the HP 85 or Tektronix 4051), the system must be able to take control of the bus or delegate it to another controller. Such an interface scheme can be implemented using an 8291A, an 8292, and a pair of 8293s. (See Fig 6.) The arrangement is similar to that of a talker/listener interface; one 8293 handles the D101 through D108 bus data lines and the other handles the data byte transfer handshake and general interface management lines. The difference is that pins 26 and 27 have been selected for modes 2 and 3 and several addi-

tional control functions have been added. The attention in (ATN1) lines and attention out (ATNO) lines permit the 8292 to monitor the GPIB's ATN line and take control of the bus. In conjunction with the ATN line, the E012 line is used by the 8292 to initiate a polling sequence.

*The chip is divided into nine distinct transceivers and each one's characteristics are determined by internal logic.*

Lastly, the system controller line (SYC) enables the control function. If it is low, the 8292 is prevented from acting as a controller. If it is switched high, the 8292 can act as a controller. In essence, the SYC controls the direction of the interface clear (IFC) and remote enable (REN) signals.




**Fig 5** Talker/listener only implementation can be built using just three chips—single 8291A and a pair of 8293s. First (upper) transceiver chip is used for bidirectional data flow on D101 to D108 data lines. Lower 8293 handles some of data byte transfer control lines and general interface management lines.


8293 MODE SELECTION PIN MAPPING

PIN NAME	PIN NO	IEEE IMPLEMENTATION NAME			
		MODE 0	MODE 1	MODE 2	MODE 3
OPTA	27	0	1	0	1
OPTB	26	0	0	1	1
DATA1	5	IFC	D108	IFC	D108
BUS1	12	IFC*	D108*	IFC*	D108*
DATA2	6	REN	D107	REN	D107
BUS2	13	REN*	D107*	REN*	D107*
DATA3	7	NC	D106	NC	D106
BUS3	15	EO1*	D106*	EO1*	D106*
DATA4	8	SRQ	D105	SRQ	D105
BUS4	16	SRQ*	D105*	SRQ*	D105*
DATA5	9	NRFD	D104	NRFD	D104
BUS5	17	NRFD*	D104*	NRFD*	D104*
DATA6	10	NDAC	D103	NDAC	D103
BUS6	18	NDAC*	D103*	NDAC*	D103*
DATA7	11	T/R101	NC	ATNO	D102
DATA8	23	T/R102	D102	ATNO	D102
BUS7	19	ATN*	D102*	ATN*	D102*
DATA9	24	G01	DAV	CIC	DAV
BUS8	21	G01*	DAV*	CLTH	DAV*
DATA10	25	G02	D101	IFCL	D101
BUS9	22	G02*	D101*	SVC	D101*
T/R1	1	T/R1	T/R1	T/R1	T/R1
T/R2	2	T/R2	NC	T/R2	IFCL
EO1	3	EO1	EO1	EO1	EO1
ATN	4	ATN	ATN	ATN	ATN

\*These pins are the IEEE 488 bus noninverting driver/receivers. They include all the bus terminations required by the standard, and connect directly to the GPIB connector.







**Fig 6 Fully functional talker/listener/controller interface can be built with only four LSI chips; the 8291A, 8292, and a pair of 8293s. Like simpler talker/listener only case, one 8293 handles data transceiver functions while other handles data byte transfer control and general interface management. There are additional control lines enabled which support the controller (8292) activity.**

**Summary**

Before the advent of integrated solutions for IEEE 488 implementation, it usually took forty to fifty SSI and MSI chips to build this interface. A large portion of those were eliminated by controllers and interface chips like the 8291A and 8292. Now, with the last part of the interface available in LSI, a fully functional interface can be built using only four LSI chips. The cost of the original design was typically \$400 to \$500. A set of the three chips, the 8291A, and two 8293s (for a talker/listener function) allows a 15-fold reduction in cost. The power dissipation of a 40-chip interface was in

the vicinity of 10 W. The power dissipation of the 4-chip approach is a mere 1.5 W. The size of the PC board is considerably smaller, too, and that lowers the manufacturing costs and improves reliability.

January 1980

# LSI Chips Ease Standard 488 Bus Interfacing

Ronald M. Williams  
Intel Corporation, Santa Clara, California

---

# LSI CHIPS EASE STANDARD 488 BUS INTERFACING

---

Time and cost disadvantages of interfacing to the IEEE Std 488 bus are overcome with a dedicated LSI chip set that incorporates most of its functional and electrical specifications

---

**Ronald M. Williams** Intel Corporation, Santa Clara, California

---

**H**istorically, interface techniques proliferated as designers evolved customized links among instruments, controllers, and processors for realtime test measurements or data communications, resulting in excessive and expensive codes, formats, signal levels, and timing factors. Obviously, interface standardization was mandatory to save design costs for engineers, development costs for manufacturers, and system integration costs for users. Thus, IEEE Standard 488-1978 (a revision of ANSI/IEEE Std 488-1975) offers a universal instrumentation system approach to automatic operating measurement configurations that provides compatibility, versatility, and flexibility. This system approach establishes

a suitable standard bus for interfacing programmable devices from different manufacturers. Outstanding advantages of the standard bus include byte serial, bit parallel digital data handling, synchronized communication among devices at varying data rates, and hardware interchangeability and interconnection in daisy-chained fashion. However, some restrictive disadvantages that have hindered implementation are highly complex logic protocol, time consuming design analysis, and lack of low cost components to perform the intricate logic control functions. To overcome these drawbacks, a large scale integrated (LSI) chip set has been designed with built-in IEEE Std 488 logic controls. Thus,

interfacing has been significantly simplified for properly connecting processor buses and programming system protocols.

## Interface Overview

The IEEE Standard 488-1978 bus interface includes electrical, mechanical, and functional specifications\* for interconnecting both programmable and nonprogrammable electronic measuring apparatus with other apparatus and accessories necessary to assemble instrumentation systems. The functional specifications occupy about 80% of the document and involve a proportional amount of system design time to imple-

\*This article deals with the functional aspects (interface signals that exist on the physical bus) of IEEE Std 488-1978, and is not intended as a complete dissertation on the major elements of the standard. For detailed definitions of the mechanical (physical cable connections), electrical (timing, voltages, and currents), and operational (application software routines) technicalities, interested readers should consult the *IEEE Standard Digital Interface for Programmable Instrumentation*, IEEE Std 488-1978, Institute of Electrical and Electronics Engineers, Inc, New York, NY 10017, Nov 30, 1978—Ed.

ment. Bus functions encompass 16 active signal lines, 10 interface functions, the protocol by which interface functions send and receive messages, and logical and timing relationships between signal states.

Functional requirements of the standard can be incorporated in either hardware, software, or a combination of both. Some designers have chosen the hardware approach to incorporate all the interface functions, using about 200 medium scale integrated (MSI) and small scale integrated (SSI) packages. This technique costs about \$1000 for a complete interface board. As a result, many cost sensitive implementations of the bus interface use only a subset of its functions custom tailored to the requirements of the devices involved, thereby reducing package count and expense by curtailing the interchangeability advantages.

Other designers have selected the software approach to implement the bus interface. One disadvantage of this approach is that programming is an expensive and extended project; another is that a subroutine has to be executed with each transferred byte. This overhead not only burdens the microprocessor within a device, but also reduces the overall speed of the bus. This approach costs about \$200 for the interfacing functions.




Fig 1 IEEE Std 488 active signal lines for multiple devices. Peripheral devices of different characteristics can be easily connected to standard bus interface. Controller (or processor), such as minicomputer, enables and disables talkers and listeners and manages overall bus activity. Bubble memory functions as both talker and listener. As listener, printer receives characters to be printed. As talker, counter transmits measurements to both controller and listeners

Combinational hardware/software approaches, although faster than direct software implementations, still require enormous design time and cost about \$1000 for a typical interface board.

With a recent alternative approach, however, the bus interface is easier and less expensive to incorporate in instrument designs. LSI circuit chips now include as built-in capabilities most of the functional and some of the electrical portions of the Standard's specifications, significantly reducing design time and costing about \$50 for bus interfacing. Additionally, Intel's 8291/8292 General Purpose Interface Bus (GPIB) peripheral chip set also incorporates capabilities for bus monitoring, data rate manipulation, and addressing to further simplify bus interface designs.

### Bus Signal Definitions

The IEEE Std 488 signals are defined as negative true, where the high state (0 = false,  $\geq 2.0$  V) and the low state (1 = true,  $\leq 0.8$  V) are based on standard transistor-transistor logic (TTL) levels. Of the 16 active signal lines, 8 are data lines, 5 are interface manage-

ment lines, and 3 are handshake lines (Fig 1). Data input/output lines (DIO1-DIO8) carry ASCII-coded information, as well as device addresses, universal commands, or program instructions. Interface management lines help to supervise the data lines. The primary management line—Attention (ATN)—determines how data lines are processed. When ATN is true, data lines are interpreted as addresses or universal commands by all bus connected devices. When ATN is false, only those devices addressed can use the data lines; in this case, data transmitted are typically device-dependent. With another management line, Interface Clear (IFC), the bus controller returns the system to a known quiescent state. The Service Request (SRQ) line can be used by any device on the interface bus when it has data to send (talker) or needs to receive data (listener). The Remote Enable (REN) line determines whether the system is under front panel or program control. The End Or Identify (EOI) line can be used as a delimiter by a talker (sending) device to indicate an end of message, or by the controller as a polling line.

Handshake lines control the timing relationship of the interface bus (Fig 2). The Data Valid (DAV) line




Fig 2 Three-wire handshaking between single talker and several listeners. Before transfer begins, listener indicates it is ready by asserting Ready For Data (RFD) message to true. Talker then drives all eight data input/output lines. Following settling time specified by standard, talker asserts Data Valid (DAV) message to true. While data are being read, RFD message is asserted to false since device is unable to receive additional data. As each listener completes its read, it indicates acceptance by asserting Data Accepted (DAC) message to true; DAC is not sensed true by talker until all listeners have completed read. After each device indicates acceptance, it indicates readiness for data by asserting RFD to true. New cycle begins when all devices have asserted RFD to true






Fig 3 GPIB talker/listener chip. 8291 chip connects 8-bit microprocessor to noninverting bus transceivers, which, in turn, connect to IEEE Std 488 bus. Microprocessor manipulates data bytes after receipt or before transmission, and monitors talker/listener status. Single chip handles all IEEE Std 488 interface functions, except controller functions



- A- CAPABILITY DEFINED BY 488-1978 STANDARD  
 B- CAPABILITY DEFINED BY DESIGNER  
 1- INTERFACE BUS SIGNAL LINES  
 2- REMOTE INTERFACE MESSAGES TO AND FROM INTERFACE FUNCTIONS  
 3- DEVICE DEPENDENT MESSAGES TO AND FROM DEVICE FUNCTIONS  
 4- STATE LINKAGES BETWEEN INTERFACE FUNCTIONS  
 5- LOCAL MESSAGES BETWEEN DEVICE FUNCTIONS AND INTERFACE FUNCTIONS  
 (MESSAGES TO INTERFACE FUNCTIONS ARE DEFINED; MESSAGES FROM INTERFACE  
 FUNCTIONS EXIST ACCORDING TO DESIGNER)  
 6- REMOTE INTERFACE MESSAGES SENT BY DEVICE FUNCTIONS WITHIN CONTROLLER (8292)

Fig 4 Bus interface functions. Messages received from interface bus can cause state transitions, just as state transitions can cause messages to be sent on bus (1 and 2). Device dependent data are transferred automatically to microprocessor, without affecting state transitions (3). State changes in one function can cause state changes in another function, resulting in message to be sent (4). Microprocessor can also send local messages to interface functions (5) or remote messages to interface (6)

is used by a talker device to indicate that data are ready to transmit. The Not Ready For Data (NRFD) and Not Data Accepted (NDAC) lines are used by a listener to indicate readiness to receive data and receipt of data, respectively. As a result, a talker knows when all listeners on the bus have received an 8-bit byte of information. Thus, the transmission rate of the bus is only as fast as the slowest listener.

Messages conveyed by all 16 lines are true or false, depending on the states of 10 interface functions. The standard defines each of these interface functions with state diagrams. A function's state can be changed by a controller, another device on the bus, or a state change in another function within a device. Of the 10 interface functions, four provide basic communication capabilities: Source Handshake (SH), Talker (T), Acceptor Handshake (AH), and Listener (L). These functions affect the three handshake lines (DAV, NRFD, and NDAC), eight data lines (DIO1-DIO8), and EOI management line. The Device Clear (DC) and Device Trigger (DT) interface functions are used to initialize and to trigger a device, respectively. The Parallel Poll (PP) function acts with the EOI line to send a single bit of status information. The Service Request (SRQ) function controls the SRQ management line. The Remote Local (RL) interface uses the REN management line in conjunction with front panel control. The Controller (C) function, which is active in only one device on the bus at a time, determines which device talks or listens.

To date, these 10 interface functions and their intricate interrelationship and timing factors have required difficult and time consuming efforts when designing the interface bus into a digital system.

## Talker/Listener Chip Capabilities

The 8291 GPIB talker/listener chip, a 40-pin LSI device (Fig 3), performs the inversion necessary to connect an 8-bit microprocessor bus to the negative true IEEE Std 488 bus. In addition, this chip implements most of the Standard's required functions. The microprocessor sets the talker/listener chip to an initial state, manipulates bytes before or after transmission, performs interrupt service routines, causes state changes, monitors other state changes, and enables and disables chip capabilities.

Without microprocessor involvement, the talker/listener chip implements all interface functions, except controller performance, such as handling data transfers, handshake protocols, listener/talker address procedures, device clearing and triggering, service requests, and parallel and serial polling schemes (Fig 4).

Within the chip architecture are eight read (output) and eight write (input) registers. One input register holds the data that are to be moved from the bus to the microprocessor when a device is listening. An output register holds the data byte that is to be

transferred to the bus when a device is ready to talk. The other seven write and seven read registers control various chip functions.

Interrupt status registers 1 and 2 store 12 different interrupt flags. For example, one bit in the Interrupt Status 2 register reflects changes in a device's addressed state. The microprocessor can poll both registers to determine which flag caused the interrupt, and can then branch to the appropriate service routine. Two corresponding interrupt mask registers allow designers to mask any interrupt. A serial poll status register holds device status information, and a serial poll mode register is available so that the microprocessor can verify this status. An address mode register contains a device's addressing mode, as determined by the microprocessor. An address status register monitors the address status (ie, active talker or active listener) of a device.

Two address registers store the assigned device addresses. An End-Of-Sequence (EOS) register contains a designer specified end of string code for delimiting data block transfers by flagging the last byte with EOI. A command pass-through register feeds non-GPIB commands to the microprocessor. An auxiliary mode register holds local messages to control reset, power on, etc.

Among the chip's capabilities are a programmable data transfer rate from 62k to 525k bytes/s, three addressing modes, and an EOS message recognition. With a programmable data transfer rate, the designer controls the handshake rate of the interface to match the data transfer rate to the devices on the bus.

The three addressing modes permit flexibility in designating talkers/listeners. The dual primary address mode, for example, allows both a talker and a listener address to be assigned to a device. With the primary/secondary address mode, multiple devices of the same type can have the same primary address, but a different secondary address. In the third addressing mode, devices can have both dual primary and dual secondary addresses.


Data block transfers are made easier with the EOS register. This register holds the character that signals an end-of-block transfer. When a data byte loaded into the data-out register matches the byte in the EOS register, the talker/listener chip asserts the EOI line, signaling an end of transfer.

## Controller Chip Capabilities

The 8292 controller chip (Fig 5) implements the controller function of the Standard. In conjunction with the 8291, the controller forms a complete standard interface, including the capability of handling the transfer control protocol. This ability gives the designer an option to accommodate multiple controllers on a single bus.

Additionally, the 8292 performs all the tasks necessary in a complete controller design. It responds to





**Fig 5 GPIB controller chip. 8292 chip works in conjunction with 8291 to perform GPIB controller interface functions. It implements local control commands from microprocessor according to IEEE Std 488 protocol. Additionally, it processes such inputs from bus as SRQ and EOI. Furthermore, it can send the full repertoire of GPIB control messages, including REN, IFC, ATN, and EOI**




Fig 6 System configuration using chip set. In conjunction with 8291, 8292 performs complete controller function. Together with shared bus transceivers, chip set forms a complete IEEE Std 488 interface. In addition, DMA interface may be implemented through 8291 with 8237 DMA controller

service requests (SRQs), configures other devices on the bus for remote control by sending Remote Enable (REN), and sends Interface Clear (IFC), allowing for control seizure to reinitialize the bus. More importantly, the controller chip can take control of the bus synchronously with the handshake, preventing the destruction of any data transmission in progress.

Internally, the controller chip has 10 dedicated registers for programming and for monitoring status. Through the use of the Interrupt Status and Interrupt Mask registers, the designer can configure the controller to interrupt the microprocessor on selected events. An Event Counter and a corresponding status register are available to monitor and control either byte counts or block counts. A Time-Out register may be set by the designer to program a time-out error function; a corresponding status register contains the current value in the time-out counter. In conjunction with these registers, error control can be programmed with the Error Flags and Error Mask registers. Finally, Controller and GPIB Status registers are available. Each of these registers is read or programmed through a dedicated command buffer.


## Chip Set Application

The talker/listener and controller chips connect to the standard interface bus through noninverting bus transceivers (Fig 6). These transceivers provide the 48-mA bus drive capability needed to meet the electrical portion of the IEEE Std 488 specification—not directly possible with existing metal oxide semiconductor (MOS) parts. The talker/listener chip can interface directly to microprocessor memory through a direct memory access (DMA) controller, such as an 8237.

The microprocessor drives the talker/listener with a short stored program (see Table), containing initialization conditions, such as data transfer rate, address mode, and other designer requirements. Microprocessor data handling is limited to taking bytes off the bus after they arrive or putting bytes of data on the bus. Interrupt service routines are necessary for each unmasked interrupt. Although 12 interrupts are available, not all have to be used. All other standard bus functions are handled by the 8291.

To send a byte of data, the microprocessor writes the byte into the talker/listener data-out register. The chip then transmits the data byte over the bus lines in conjunction with the handshake lines. Next, the NRD line is checked to see if it is ready for data. If a ready for data message is detected, the talker/listener sends a DAV signal until it receives a data accepted message from the interface's NDAC line. The 8291 also generates a Byte Out (BO) interrupt, setting the BO flag in the interrupt status register. When its interrupt pin is activated, the microprocessor reads the interrupt status register and responds to the interrupt with an appropriate service routine.

The 8292 handles all hardware aspects of the controller function: SRQ input, ATN, IFC, EOI, and REN outputs. Meanwhile, the designer defined aspects of a



given GPIB system are handled by processor software. For example, the processor is responsible for knowing which device on the bus corresponds to which device address. The processor then uses the 8291 to transmit coded Controller commands as the 8292 asserts ATN.

## Summary

Bus interface designs that previously required 150 or 200 MSI/SSI chips may now be implemented with a GPIB peripheral chip set. For designers, this hardware set means less design time and cost, resulting in increased reliability and versatility in IEEE Std 488 bus interfaces custom programmed for dedicated applications.

## Bibliography

- S. C. Baunach, "Design Advantages and Limitations in Connecting Computational and Readout Equipment to the GPIB," Western Electronic Show and Convention, Sept 1976
- A. Kaminker and A. Menachem, "LSI Facilitates GPIB Implementation," *IEEE Proceedings on Microcomputer Based Instrumentation*, June 1978
- D. C. Loughry and M. S. Allen, "IEEE Standard 488 and Microprocessor Synergism," *Proceedings of the IEEE*, Feb 1978



Ronald M. Williams is a product manager for peripheral controllers in Intel's Microcomputer Components Division. In addition to GPIB devices, he has been involved in introductions of dynamic RAM and CRT controllers. He holds a BS degree from Trinity College, an MS degree from Rensselaer Polytechnic Institute, and an MBA degree from the University of Chicago.

# DATA ENCRYPTION TUTORIAL

The proliferation of electronic data processing (EDP) applications that involve the storage and the distribution of potentially sensitive information have demonstrated the need for mechanisms to insure data privacy and security. As society becomes increasingly dependent on computers and data communications networks, this need becomes even more acute.

## Cryptography

The most efficient technique of providing data security is cryptography: the transformation of data via a secret code into a form which is useless to anyone but authorized recipients.

A cryptographic algorithm can be presented as a sequence of mathematical transformations. Each transformation has its unique inverse operation that changes the encrypted data back into the original plain text. In conventional cryptosystems, a set of specific parameters called a key is supplied along with the plain text/cipher text as an input to the enciphering/deciphering algorithm. The key is specified by the user. The transformation of the plain text and the cipher text depends on the key as well as the enciphering and deciphering algorithms. In fact the algorithms themselves can be made public, because the security of the system depends entirely on the secrecy of the key.

The initial interest in encryption for commercial applications came from financial institutions, most notably banks that are heavily involved in Electronic Fund Transfer (EFT). The American banking system alone, moves more than \$400 billion between computers every day. The rapid rise of personal computers, workstations and the use of electronic mail and information retrieval services have spread the need for insuring data privacy and security to many other applications.

## The DES

In response to the growing commercial need, the National Bureau of Standards has adopted in 1977 a standard algorithm known as the Data Encryption Standard (DES). The DES, originally developed by IBM, is designed for use with sensitive but unclassified information. The

National Bureau of Standards requires that the DES be implemented in system hardware. The standardization insures that certified hardware from different suppliers are compatible.

The DES specifies a method for encrypting 64 bit blocks of clear data into corresponding 64 bit blocks of cipher text using a 56 bit key user specified. The 56 bit key (64 bit with parity) gives the user a total of 256 (seventy quadrillion) possible keys. Because the DES algorithm key is so long, a state of the art computer would take years to explore all possible permutations required to break the code. The most critical factor in protecting the data is guaranteeing the secrecy of the key.

## Intel Data Encryption Product Line

Intel offers two peripherals supporting the DES algorithm: the 8294A Data Encryption Unit (DEU) and the 82538 Data Ciphering Processor (DCP).

The 8294A - a preprogrammed 8042- can encrypt and decrypt data at a rate up to 400 Byte/Sec. The 8294A is very well suited for data file protection, off line data encryption prior to transmission and phone line applications.

The 82538 is a much faster device: 1.5 Mbyte/Sec. This encryption rate is needed in satellite communications systems, data storage onto hard disks, high performance data communications networks like Ethernet. This rate is high enough to accommodate on the fly encryption in most of the communications systems and eliminate the need for buffers and interfacing circuitry. High encryption and decryption speed is not the only feature of this device. The 82538 supports bi-directional, half-duplex operations at its top speed. It contains three separate write only registers for encryption, decryption and master keys improving system's security and throughput. The DCP can also be configured in any of the three encryption/decryption modes recommended by the NBS (ECB, CBC or CFB).

The Intel Data Encryption product line solves the need for a broad range of applications. Security features can now be economically designed in data entry terminal as well as in satellite communications systems.

---

**OpenNET™**  
**Product Family**

**11**

---





## iSXM™ 554 MAP COMMUNICATIONS ENGINE

- Provides Networking Capability for MULTIBUS® Based Systems Running Under any Operating System
- Serves as a Complete Front End Communication Engine With the Capacity to Provide MAP Layers 1 Through 7 Capability for MULTIBUS® Based Hosts
- Runs Intel's Proven iNA 961 Rel 2.0 Providing the ISO 8073 Transport Software and ISO 8473 Internet Software for IEEE 802.4 LANs
- On Board Diagnostic and Boot Firmware
- Supported by Intels' Implementation of MAP Software for Layers 5-7 Which Can Be Run on Board
- 8 MHz 80186 Processor
- 256 KBytes of RAM of Which 128 KBytes are Dual Portable
- 10 Mbps IEEE 802.4/Token Bus Interface
- Sockets for up to 4 JEDEC 28 Pin Memory Devices, up to Maximum of 160 KBytes EPROM Storage
- One iSBX™ Bus Connector for I/O Expansion Capability
- Can Be Configured as Either a Master or a Slave in MULTIBUS®

The iSXM 554 COMMengine product is designed to fit into front end LAN Communication processor applications. It allows the connection of MULTIBUS-based systems onto a MAP/IEEE 802.4 (Token Bus) LAN. COMMengines are dedicated communication processor boards. They allow the host processor board to off-load LAN communication related tasks onto the front end COMMengine. Therefore the host has more processing capability for user applications or other tasks. COMMengines also allow the networking of existing systems without forcing a redesign of the entire system architecture.

The iSXM 554 board can be used as a front end COMMengine for a MULTIBUS-based host running any operating system. This is because the on board software provides a high level interface to the host (e.g., transport level commands). This results in a powerful system building block which enables an OEM to connect MULTIBUS-based systems onto IEEE 802.4 10 Mbps LANs. Applications for the iSXM 554 include networked iRMX™-based systems for real time applications and networked XENIX\* systems for laboratory and data base application. The iSXM 554 is preconfigured to run iNA 961 R2.0 transport and network software. iNA 961 R2.0 is a preconfigured version for the iSXM 554 of Intel's iNA 960 LAN software which implements the ISO 8073 Class 4 transport protocol and the ISO 8473 internet network layer protocol.

The iSXM 554 has the processing and memory capacity to accommodate an on board implementation of the MAP software for layers 3 through 7 of the ISO OSI model. Intel will provide an implementation of the MAP layers 5 through 7 as a product. This will be available in a version preconfigured to run on the iSXM 554. The iSXM 554 coupled with iNA 961 R2.0 (layers 3 and 4) and the MAP layer 5-7 software will be an ideal turn key solution for OEMs requiring a 7 layer MAP specification communication-engine.

### iSXM™ 554 FUNCTIONAL DESCRIPTION

The iSXM 554 board is a preconfigured MAP Communication Engine with boot firmware and 256K bytes of RAM. The iSXM 554 board is offered for use with iNA 961 R2.0 preconfigured ISO 8073 transport plus ISO 8473 network layer software. The iSXM 554 firmware provides the capabilities to load iNA 961 R2.0 onto the iSXM 554 from either a buffer in the local host or remotely from another Token Bus station. It also performs a variety of on-board diagnostics.

\*XENIX is a trademark of Microsoft Corporation.

The iNA 961 R2.0 software and the iSX™ 554 board together provide the functionality of a preconfigured OS independent transport engine. In addition to transport services, iNA 961 R2.0 software also includes ISO 8473 Internet network layer, extensive data link and network management facility services. Figure 1 shows the configuration of iNA 961 R2.0. Table 1 shows some examples of functions provided by iNA 961 R2.0. iNA 961 R2.0 is a preconfigured version of iNA 960. Refer to the iNA 960 data sheet for more iNA 961 R2.0 information.

Intel will also provide an implementation of the MAP software for layers 5 through 7 as a product. Refer to the MAP version 2.1 specification for more information. This implementation of layers 5 through 7 will run on the iSX™ 554 along with iNA 961 R2.0. The iSX™ 554 coupled with the software packages will be a high performance, 7-layer communication engine (see Figure 1).




Figure 1. iNA 961 Configuration on iSX™ 554 Board

Table 1. iNA 961 R2.0 Services

<p>Transport</p>	<p>Virtual circuit  open: establish a virtual circuit database  send connect: actively try to establish a virtual connection  await connect: passively awaits the arrival of a connection request  send: send a message  receive: post a buffer to receive a message  close: close a virtual circuit</p> <p>Datagram  send: send a datagram message  receive: post a buffer to receive a datagram message</p>
<p>Network</p>	<p>Internetworking  routing between multiple lans  segmentation/reassembly  user defined routing tables</p> <p>Multiple subnets supported  user supplied  802.3, 802.4</p>



**Table 1. INA 961 R2.0 Services (Continued)**

Data Link	Transmit: transmit a data link packet Receive: post a buffer to receive a data link packet Connect: make a data link logical connection (link service access point. IEEE802.4) Disconnect: disconnect a data link logical connection Change token bus address Add multicast address Delete multicast address Configure TBH
Network Management	Read/Clear/Set network objects (local/remote): read/clear/set local or remote iNA 960 network parameters Read/Set network memory (local/remote): read/set memory of the local or a remote station Useful in network debug process Boot consumer: requests a network boot server to load a boot file into this station Echo: Echo a packet between this station and another remote station on the network

## ARCHITECTURE DESCRIPTION

The iSXM 554 board consists of the following major architectural blocks (see Figure 2): an 80186 processor running at 8 MHz, the Token Bus channel based on the Token Bus Handler chip set and the Token Bus Modem, the on-board memory consisting of ROM and RAM, the iSBX interface, and the MULTIBUS interface.

### PROCESSOR

The iSXM 554 board contains an 80186 processor operating at 8 MHz. It is responsible for implementing the intelligent interface between the iSXM 554 board and a host processor. The 80186 processor runs the iNA 961 R2.0 transport software and the data link software needed by the Token Bus Handler chip set. It is responsible for the delivery of data between user buffers in MULTIBUS memory and iNA buffers on the iSXM 554 board. The iNA software is responsible for the reliable transfer of information across the Token Bus LAN.


### MEMORY

The one megabyte address space of the 80186 is divided into four quadrants (see Figure 3). The first quadrant (0–256K Byte) is local RAM memory. The

second quadrant is memory mapped Token Bus Handler address. The third quadrant (512–768K Byte) maps into two MULTIBUS windows (128K Byte each). These windows allow the iSXM 554 board to access the total 16M Byte of MULTIBUS memory in 128K Byte segments. The fourth quadrant (768–1M Byte) is local ROM which contains the 80186 firmware, the Token Bus station address, and relocated 80186 internal registers.


The two 128K Byte MULTIBUS windows each start on 64K Byte boundaries anywhere in the 16M Byte MULTIBUS memory. The starting location of either window is determined by writing to a local I/O mapped latch.

Options on the iSXM 554 allow up to 128K Byte of RAM to be accessible by the host. This dual port RAM is jumper selectable to appear anywhere in the MULTIBUS 16M Byte memory space on 128K Byte boundaries. The dual port RAM memory is a data link between the on board 80186, the token bus controller, and the bus master (if any) managing the systems functions. This shared dual port RAM can be used to transfer command, status and data between the on board 80186 processor and the host. This feature minimizes the necessity for the 80186 to access MULTIBUS while acquiring shared information. This has a direct positive effect on performance, serving to eliminate bus contention.



231594-2

Figure 2. ISXM™ 554 Architectural Blocks



231594-3

Figure 3. ISXM™ 554 Memory Configuration

**TOKEN BUS INTERFACE**

The Token Bus interface on the iSXM 554 is implemented by the Token Bus Handler (TBH) chip set and the Token Bus Modem (TBM). Data is transferred between the on-board memory and the TBH by the TBH initiated DMA. The TBH will then pass data, operating according to the IEEE 802.4 Token Bus Specification, to the TBM which handles the physical interface to the Token Bus.

Each iSXM 554 board is manufactured with a unique default Token Bus network address stored in an address PROM. This address PROM is protected by checksum and can be read by utilizing the on board I/O.

**MULTIBUS® INTERFACE**

The iSXM 554 board can access the MULTIBUS with an 8- or 16-bit data path and can support up to 24 address bits. The internal 80186 registers are relocated into the local memory map to avoid conflicts with MULTIBUS I/O during 80186 internal register accesses. The iSXM 554 is capable of accessing the MULTIBUS I/O from 384-64K (180H-FFFFH) Byte of I/O space locations.

A host processor in a system communicates with the iSXM 554 board via a flag byte port in the MULTIBUS interface. The flag byte port is presented as a MULTIBUS I/O port to the host processor. The location of this I/O port on the MULTIBUS is configurable on the iSXM 554. To the 80186 processor on the iSXM 554 board, the flag byte is in a local I/O mapped location.

The flag byte port is used by the host processor to reset the iSXM 554 board, to interrupt the 80186 processor and to reset a MULTIBUS interrupt generated by the iSXM 554 board. The iSXM 554 uses the flag byte to set or clear an interrupt to the MULTIBUS, or clear an interrupt from the MULTIBUS (Table 2).

For those applications requiring processing capacity and the benefits of multiprocessing (i.e., several CPUs and/or controllers logically sharing system tasks through the communication of the system bus), the iSXM 554 provides full MULTIBUS arbitration control logic.

**iSBX™ INTERFACE**

One 8/16 bit iSBX MULTIMODULE™ connector is provided on the iSXM 554. Through this connector, additional on-board I/O functions may be added. iSBX MULTIMODULE boards optimally support functions provided by VLSI peripheral components such as additional parallel and serial I/O, analog I/O, small mass storage device controllers (e.g., cassettes and floppy disks) and other custom interfaces to meet specific needs. By mounting directly on the iSXM 554, less interface logic, less power, simpler packaging, higher performance, and lower cost results when compared to other alternatives such as MULTIBUS form factor compatible boards. The iSBX connector on the iSXM 554 board provides all signals necessary to interface to the local on-board bus, including 16 data lines for maximum data transfer rates. iSBX MULTIMODULE boards designed with 8-bit data paths and using the 8-bit iSBX connector are also supported on the iSXM 554. A broad range of iSBX MULTIMODULE options are available in this family from Intel. Custom iSBX modules may also be designed for use on the iSXM 554 boards. An iSBX bus interface specification and iSBX connector documentation are available from Intel.

**iSXM™ 554 USER INTERFACE**

The iSXM 554 board communicates with a host processor through a handshake of interrupts. The host processor can generate flag byte interrupts to the 80186 on the iSXM 554. The iSXM 554 can generate MULTIBUS interrupts to the host processor. The host processor and the iSXM 554 can also com-

**Table 2. Flag Byte Ports**

Value Written to Flag Byte Port	Source	Actions
1	iSXM™ 554	Clears interrupt to the MULTIBUS®
	MULTIBUS®	Resets iSXM™ 554 board
2	iSXM™ 554	Sets interrupt to the MULTIBUS®
	MULTIBUS®	Sets interrupt to the iSXM™ 554 board
3	iSXM™ 554	Clears interrupt to the iSXM™ 554 board
	MULTIBUS®	Clears interrupt to the MULTIBUS®

municate through shared MULTIBUS system memory. As much as 128K byte of the on-board RAM on the iSXM 554 is accessible to the host processor and the iSXM 554 can read and write all of the 16M byte of MULTIBUS system memory.

**OPERATING ENVIRONMENTS**


The iSXM 554 is designed to function in any MULTIBUS system as a communication processor. It can function as both a MULTIBUS bus master or a slave. As a MULTIBUS master, it can access up to 16M Byte of host memory and 64K byte of I/O address. As a MULTIBUS slave, it occupies one location reserved for the flag byte.

**INA 961 R2.0 USER INTERFACES**

User programs give iNA 960 commands to the iNA 961 R2.0 software on the iSXM 554 board via the MULTIBUS Interface Protocol (MIP). MIP is an Intel reliable process to process message delivery proto-

col between MULTIBUS processors. An implementation of the MIP protocol is provided on the iSXM 554 for communication with the host. The corresponding MIP protocol implementation will have to be provided by the user on the host side for communicating with the iSXM 554. Figure 4 illustrates how this message delivery functions. Commands are passed between the iSXM 554 and the host processor in the form of request blocks. A request block is a buffer that contains a command specification and the command parameters. Each request block (or equivalently, each command) is reliably delivered from the host processor to iNA 961 R2.0 via the MIP facility. iNA 961 R2.0 will extract the command information and carry out the command. After a command is done, iNA 961 R2.0 will use the MIP facility to return the command result to the user program.

iNA 961 R2.0 request blocks are in the same formats as iNA 960 commands. Refer to the iNA 960 data sheet and reference manuals for more details on the iNA 961 R2.0 software.



**Figure 4. iNA 961 MIP Interface**

## OPERATING SYSTEMS ENVIRONMENT

The iSXM 554 board and iNA 961 R2.0 software can function in any MULTIBUS environment. The communication between the iSXM 554 and the host processor is entirely independent of any host operation systems. iNA 961 R2.0 uses the MIP protocol to interface with the host processor. iNA 961 R2.0 can service multiple processes utilizing its services at the same time.

A host processor passes iNA 961 R2.0 commands and buffers in the MULTIBUS system memory to the iNA 961 R2.0 software. iNA 961 R2.0 is responsible for updating the response fields of these commands. It is responsible for copying the user send buffer in MULTIBUS system memory into its on board buffers for transmission and for copying received messages to user buffers in MULTIBUS system memory.

## ISXM™ BOOT FIRMWARE USER INTERFACE

The iSXM 554 boot firmware is used to load iNA 961 R2.0 or other software onto the 554 from either local MULTIBUS memory or a remote network station. The firmware performs a number of local and network diagnostics.

The iSXM 554 boot firmware commands fully support the initialization of the MIP interface. The MIP interface is used by the host processor to communicate with the iNA 961 R2.0 once it is loaded and started.

## DIAGNOSTICS

The iSXM 554 board offers a range of power up diagnostics designed to ensure that the 80186

processor, the memory (EPROM and RAM), and the Token Bus Interface are functioning properly.

## ORDERING INFORMATION

### Part Number Modem Frequencies/Channel Pairs

SXM 554-1	Transmit: 59.75 to 71.75 MHz/Ch. 3 and 4 Receive: 252 to 264 MHz/Ch. P and Q
SXM 554-2	Transmit: 71.75 to 83.75 MHz/Ch. 4A and 5 Receive: 264 to 276 MHz/Ch. R and S
SXM 554-3	Transmit: 83.75 to 95.75 MHz/Ch. 6 and FM1 Receive: 276 to 288 MHz/Ch. T and U

## SPECIFICATIONS

### Network Interface

Compatibility/Conformance	IEEE 802.4, Token Bus 10 Mbps Broadband
Cable Connection	75Ω Output on Type F Female Connector
Head End	Operates with Remodulator Head End

### Host Interface

MULTIBUS® Interface	Conforms to All AC and DC Requirements of the Intel MULTIBUS Specification
DC Power Required	+5 VDC -5.5A
(Maximum Excluding iSBX)	+ 12 VDC -0.3A - 12 VDC -0.15A

### Environmental


Temperature	0° to 60°C Operating -40° to +85°C Storage
Humidity	5 to 95%, Non-Condensing, for Both Operating and Storage

## MAP-NET™ COMMUNICATIONS SOFTWARE

### MEMBER OF THE OpenNET™ PRODUCT FAMILY

- Supported by OpenNET™-MAP hardware and software:
  - iSX™ 554 Token Bus Board
  - iNA 961 Communication Software
- Implements ISO/OSI layers 5–7, as specified by MAP version 2.1
- Provides MAP 2.1 ISO FTAM, Session, CASE, Network Management/Directory Services
- Pre-configured to run on Intel's iSX™ 554 MAP Board

The Intel MAP-NET software is a ready-to-use software building block for OEM suppliers of networked systems and implements ISO/OSI layers 5–7, as specified by MAP version 2.1. The MAP-NET software is available pre-configured to run on the Intel iSX™ 554 board which provides the IEEE 802.4 token bus connection for Multibus® based systems. MAP-NET is designed to use the services and interface provided by Intel's iNA 961 Rel 2.0 Software package. iNA 961 Rel 2.0 provides the ISO 8473 network layer, and ISO 8073 transport. iNA 961 Rel 2.0 includes a version of this software pre-configured to run on the iSX™ 554 board. MAP-NET can run on top of iNA 961 Rel 2.0 on the iSX™ 554 board. Together the board and software modules provide a complete MAP solution for industrial OEM's.



**Figure 1. ISO/OSI Reference Model MAP-NET**

## MAP-NET FUNCTIONAL DESCRIPTION

The Intel MAP-NET software provides the following services specified by MAP 2.1; the session service, network management, FTAM and CASE. These services fit into the upper 3 layers of the ISO/OSI 7 layer model.

Using the Services of MAP-NET, users can initiate communications with other users on a MAP LAN, access information regarding resources available on a LAN, transfer files across a LAN and address other users on the LAN by logical names rather than numbered addresses.

### MAP-NET SESSION SERVICES

The MAP-NET Session software implementation provides the Session services specified in the MAP version 2.1 specification. The session service is built on top of the iNA 961 transport service. iNA 961 provides the class 4 services of the ISO transport specification and the ISO internetwork specification. The Session service supports all of the services provided by the underlying transport layer. Besides, the session layer also provides a 'graceful close' service. This service enables a user to release a session connection without the loss of any outstanding requests. The 'graceful close' feature is in addition to the 'abort' method of close provided by transport.

### MAP-NET DIRECTORY SERVICES

The MAP-NET Directory Services software maintains a database of network objects such as node names, user names, etc..., and related properties. For example, the directory services can be used to store the name of a network user and his network addresses as the properties associated with his name. A network user or application can query the directory service to retrieve information from this database. Users can also add or delete objects and properties from this database.

### MAP-NET CASE

The MAP-NET Common Application Service Elements (CASE) is built on top of the MAP-NET Session Service.

CASE is designed to support all the services provided by the lower ISO layers. In addition, MAP 2.1 CASE

provides name-to-address translation for the user. By the use of the CASE service, a process can make a connection request to a remote process by using only the names of the processes. CASE takes these process names supplied by the user and resolves these names into network addresses and identification utilizing the services provided by the MAP-NET Directory Service.

This greatly increases the ease-of-use of network Services provided by the underlying layers.

### MAP-NET FILE TRANSFER ACCESS MANAGEMENT

The FTAM Software provides remote file transfer capability. This capability is provided by the implementation of file request 'Initiator' module and a file request 'Responder' module. The Initiator intercepts file commands from the local user and transmits them across the LAN to the Responder at the node where the target file resides. The Responder receives, interprets, and executes the command acting as a user on its local node. File transfer between nodes is made possible by the implementation of a common set of file transfer protocols defined by the ISO FTAM Specification.

MAP-NET FTAM allows a user to:

- 1) Create files on a remote node.
- 2) Write into files on a remote node.
- 3) Read files on a remote node.
- 4) Delete files on a remote node.

To perform the above functions the Initiator module should be configured in the user's node and the Responder should be configured in the remote target node. MAP-NET FTAM implementation allows a node to be 1) a file Initiator only, 2) a file Responder only and 3) both a Initiator and Responder.

### SUMMARY

Coupled with the iSXM 554, iNA 961; MAP-NET provides a complete 7 layer solution based on open standards for the OEM. MAP-NET is another of the OpenNET products and therefore is a continuing commitment by Intel to the Open Systems for LAN's strategy.




## **iSBC® 552 AND iSXM™ 552 ETHERNET COMMUNICATIONS ENGINE PRODUCTS**

**MEMBERS OF THE OpenNET™ PRODUCT FAMILY**

- Provides networking capability for all MULTIBUS® systems regardless of the operating system of the host
- Supports XENIX\*- and RMX-Network File Service (XNX-NET and RMX-NET) products
- Available in two versions
  - Turn-key controller implementing ISO 8073 Class 4 Standard Transport functionality (iSXM™ 552 board) on IEEE 802.3 LANs
  - Flexible, intelligent communications controller for iSBC® 552 board for custom configurations on IEEE 802.3 LANs
- iSXM™ 552 board is fully qualified as system extension module for the 86/310, 286/310, 86/380 and 286/380 Intel systems
- Resident network software can be down loaded (SXM) or stored in on-board PROMs (SBC)
- Runs iNA 960 and iNA 961 (SXM) transport software
- On-board diagnostic and boot firmware (SXM)

The iSBC 552 and iSXM 552 COMMengine products are designed for communications front end processor applications connecting MULTIBUS systems onto IEEE 802.3/Ethernet LANs. COMMengines are dedicated to the communications tasks within a system allowing the host to spend more time processing user applications. A major advantage of COMMengines is that they can be used to network existing systems and established designs without forcing the redesign of the entire system architecture.

The iSBC and iSXM 552 boards can be used with any operating system because they require only a high level interface to communicate with the host (eg. transport commands in case of the iSXM 552 board). The result is a powerful system building block which enables the OEM to connect MULTIBUS-based systems with different operating systems to the same network. Applications for the 552 products include networked multiuser XENIX 286 based systems for the office and iRMX-based systems for real time applications. The iSXM version is a transport engine complete with on board RAM and ROM memory preconfigured to run iNA 961 transport software. iNA 961 software is a version of Intel's iNA 960 LAN software implementing the ISO 8073 Class 4 protocol specifically configured to support the iSXM 552 board. The iSBC 552 board is a "de-bundled" version of the iSXM 552 board; it comes without memory and software allowing greater flexibility for the user to adapt the board for his special requirements.



Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel. February 1985  
© Intel Corporation, 1985 \*XENIX is a trademark of MICROSOFT CORP.



## The iSBC® Board vs. the iSXM™ 552 Board

The fundamental difference between the two versions is the iSBC 552 board offers the hardware necessary for the user to construct an Ethernet front-end processor for his unique requirements and the iSXM 552 board provides full ISO standard transport services ready to plug in and to be used without any additional configuration effort. The SXM version is arrived at by populating the iSBC 552 board with 16K bytes of ROM and 80K bytes of iRAM, and by providing iNA 961, a directly downloadable transport software module. The iSXM 552 board is configured for Intel's 86/286-310 systems and fully qualified to run in these systems. iSXM 552 customers receive the iNA software with the purchase of the iNA 961 license which is an integral part of the SXM offering.

### ARCHITECTURE DESCRIPTION




Figure 1.

The iSBC and iSXM 552 boards consist of the following major architectural blocks (see Figure 1): an 80186 processor running at 6 MHz, the Ethernet I/O channel based on the 82586 LAN coprocessor and the 82501 Ethernet serial interface, the on-board memory consisting of ROM and iRAM, and the MULTIBUS interface.

### Processor

The iSBC 552 board contains an 80186 processor operating in the maximum mode at 6 MHz. It is responsible for implementing the intelligent interface between the iSBC 552 board and a host processor. The 80186 processor runs the iNA 961 (iSXM 552) and iNA 960 (iSBC 552) transport software and delivers data between user buffers in MULTIBUS mem-

ory and iNA960/961 buffers on the iSBC and iSXM 552 boards. iNA 960 and 961 software is responsible for the reliable transfer of information across Ethernet.

The 80186 and 82586 both use asynchronous ready logic. The 80186 chip select lines are used to select memory mapped I/O locations.

The 80186 supplies the timers and the interrupt controller on iSBC 552. The interrupt controller is used in the fully nested mode. The inputs and the outputs of the 80186 timers are not connected to external sources and destinations: Timer clocking and timer interrupts are generated internally in the 80186.

### Memory

The one megabyte address space of the 80186 is divided into four quadrants (see Figure 2). The first (0-256K Byte) and the last (768-1000K Byte) quadrants are reserved for local memory. The second quadrant (256-512K Byte) is used for memory mapped I/O. The iSBC 552 board is totally memory mapped. The third quadrant (512-768K Byte) maps into a 256K Byte MULTIBUS window. This window allows the iSBC 552 board to access a total of 16M Byte of MULTIBUS memory in 256K Byte segments. The iSBC 552 board does not contain any memory which is accessible from MULTIBUS.


The 256K Byte MULTIBUS window starts on 64K Byte boundaries anywhere in the 16M byte MULTIBUS memory. The starting location of this window is determined by a memory mapped I/O latch described in "iSBC 552 User Interface" section.

Local memory on the iSBC 552 board (quadrants one and four) is made up of twelve 28-pin memory sockets. Either EPROM (2764, 27128), Intel iRAM (2186) or equivalent static RAM memory can occupy these sockets. The only limitations are that the lowest pair of sockets corresponding to the bottom memory location must be RAM and the highest pair of sockets corresponding to the top memory location must be EPROM or ROM. The intermediate pairs of sockets can be jumper-configured to be either RAM or EPROM.

Memory mapped I/O locations are selected by the PCS and the MCS control lines of the 80186 processor. Functions controlled by memory mapped I/O are discussed in "iSBC 552 User Interface" section.

### Ethernet Interface

The Ethernet Interface on the iSBC 552 is implemented by the 82586 LAN Coprocessor and the 82501 Ethernet Serial Interface. Data is transferred be-



231356-2

Figure 2. ISBC 552 Memory Configuration


tween the on-board memory of the iSBC 552 board and the 82586 controller by 82586 initiated DMA. The 82586 initiates the DMA cycles by activating the HOLD signal to the 80186 processor. The DMA cycle begins when the 80186 processor activates the HOLD ACKNOWLEDGE signal.

The 82501 performs Manchester encoding and decoding of the transmit and receive frames. It also provides the electrical interface to the Ethernet transceiver cable.

Each iSBC 552 board is manufactured with a unique default 48-bit Ethernet network address stored in an address PROM. This address PROM is protected by checksum and can be read by utilizing the on board memory mapped I/O. The 82586 can be programmed to have this or any other Ethernet address.

**MULTIBUS® Interface**

The iSBC 552 board can access the MULTIBUS with an 8- or 16-bit data path and can support up to 24-address bits. An I/O operation by the 80186 on the iSBC 552 board normally accesses the I/O ports on the 80186 that controls the processor's interrupt controller and timers. MULTIBUS I/O is disabled in this normal operation. iSBC 552 MULTIBUS I/O operations can be enabled or disabled by writing to memory mapped I/O control locations (Table 2). When the MULTIBUS I/O is enabled, the iSBC 552 board can write or read the complete 64k bytes of I/O space locations.



**Figure 3. iSBC® 552 MULTIBUS® Communication Interface**

**Table 1.**

Value written to Flag byte port	Action
1	Resets iSBC 552 board
2	Interrupts 80186 on Interrupt Level 1
4	Clears a MULTIBUS interrupt previously generated by the iSBC 552 board

A host processor in a system communicates with the iSBC 552 board via a flag byte port and three other byte registers in the MULTIBUS interface. These registers are called the "System Configuration Pointer" registers (SCP0-SCP2). The flag byte port and the SCP registers are presented as 4 consecutive MULTIBUS I/O ports to the host processor. The locations of these I/O ports on the MULTIBUS are configurable on the iSBC 552 (Figure 3). To the 80186 processor on the iSBC 552 board, the three SCP registers are memory mapped locations.

The flag byte port is used by the host processor to reset the iSBC 552 board, to interrupt the 80186 processor and to reset a MULTIBUS interrupt generated by the iSBC 552 board (Table I). SCP0-SCP2 are general purpose registers that the host processor can I/O write to and the iSBC 552 board can read from. SCP0 can also be preset by hardware jumpers.

**iSBC® 552 FUNCTIONAL DESCRIPTION**

The iSBC 552 board is a high performance general purpose Ethernet COMMengine, designed to offload a host processor in a system from transport layer communication processing. The board supports user written communications software for unique applications or it can run Intel's iNA 960 transport software in standard applications. When running iNA 960 software, the iSBC 552 board provides the host processor with reliable process to process message delivery. User messages to be sent are copied by iNA 960 software into iSBC 552 board local memory for transmission. Packets received from the network are first buffered and reassembled into messages on the iSBC 552 board. These received messages are then delivered to the user.

The iSBC 552 board makes use of the functions on the 82586 and 82501 to implement a number of network functions. These functions include reprogramming the iSBC 552 station address, Multicast packet reception filtering. Time Domain Reflectometer tests and Loopback diagnostics. The 82586 also records a number of network statistics information. Information stored include the number of CRC and alignment errors, the number of

occurrences of no receive buffer resources and the number of DMA overruns/underruns.

The iSBC 552 can be configured to have a range of local memory configurations, from 16K Byte RAM (160K Byte EPROM/ROM) to 80K Byte RAM (16K Byte EPROM/ROM).

The iSBC 552 board and iNA 960 software combination offers a flexible and configurable transport COMMengine, and allows a user to optimally configure his system for highest performance. The iSXM 552 and iNA 961 combination offers a preconfigured turn-key solution. In both cases, iNA 960 software and the 552 significantly reduces the design cycle involved in designing and implementing a transport COMMengine.

**iSBC® 552 User Interface**

The iSBC 552 board communicates with a host processor through a handshake of interrupts. The host processor can generate flag byte interrupts to the 80186 on the iSBC 552 and the iSBC 552 can generate MULTIBUS interrupts to the host processor. The host processor and the iSBC 552 can also communicate through shared MULTIBUS system memory. None of the on-board buffer on the iSBC 552 is accessible to the host processor but the iSBC 552 can read and write all of 16M byte of MULTIBUS system memory.

The host processor and the iSBC 552 board further communicate through the SCP registers. These byte registers can be I/O written by the host and can be read through memory mapped I/O by the iSBC 552 processor.

The 80186 processor controls the iSBC 552 through memory mapped I/O. Functions that are controlled are listed in Table 2.

**OPERATING ENVIRONMENTS**

The iSBC 552 is designed to function in any MULTIBUS systems as a communications processor. It can function as both a MULTIBUS bus master or a slave. As a MULTIBUS master, it can access up to 16M byte of host memory and 64K byte of I/O address. As a MULTIBUS slave, it occupies four consecutive I/O locations on the MULTIBUS. These locations are reserved for the flag byte and the three SCP registers.

**ISXMTM 552 FUNCTIONAL DESCRIPTION**

The iSXM 552 board is a preconfigured iSBC 552 with 16K Bytes of boot firmware and 80K Bytes of iRAM. The iSXM 552 board is offered with iNA 961 preconfigured ISO 8073 transport software. The iSXM 552 firmware provides the capabilities to load iNA 961 onto the 552 from either a buffer in the local host or remotely from another Ethernet station. It also performs a variety of Ethernet and on-board diagnostics (see sections on iNA 961 User Interfaces and Operating Systems Environment).

iNA 961 software and the iSXM 552 board together provide the functionality of a preconfigured operating system independent transport engine. In addition to transport services, iNA 961 software also includes extensive Data Link and Network Management Facility services. Figure 4 shows the configuration of iNA 961. Table 3 shows some examples of functions provided by iNA 961. iNA 961 is a preconfigured version of iNA 960. Refer to the iNA 960 data sheet for more iNA 961 information.

User programs that use iNA 960 and the iSBC 186/51 board can be run on a host processor with iNA 961 and iSXM 552 as a transport engine. The user programs will require minimal changes in most cases.

**Table 2. iSBC® 552 Memory Mapped Functions**

80186 Chip Select Lines	Read/Write by 80186	Functions
MCS	R	MULTIBUS® Interface registers (System Configuration Pointer registers, see "MULTIBUS® Interface")
PCS	W	Channel Attention to 82586
	R	Reading iSBC® 552 Ethernet Address PROMS
	W	Controlling loopback of 82501
	W	Disabling and Enabling MULTIBUS® I/O
	W	Generating and Clearing iSBC® 552 interrupts to the MULTIBUS® System Bus
	W	Controlling the on-board LED
	W	Latches the MULTIBUS® window segment (8 most significant bits of 24 bit address)




Figure 4. INA 961 CONFIGURATION ON ISXM 552 Board

Table 3. INA 961 Services

Transport	<p>Virtual circuit</p> <ul style="list-style-type: none"> <li>open: establish a virtual circuit database</li> <li>send connect: actively try to establish a virtual connection</li> <li>await connect: passively awaits the arrival of a connection request</li> <li>send: send a message</li> <li>receive: post a buffer to receive a message</li> <li>close: close a virtual circuit</li> </ul> <p>Datagram</p> <ul style="list-style-type: none"> <li>send: send a datagram message</li> <li>receive: post a buffer to receive a datagram message</li> </ul>
Data Link	<p>Transmit: transmit a data link packet</p> <p>Receive: post a buffer to receive a data link packet</p> <p>Connect: make a data link logical connection (link service access point, IEEE802.3/802.2)</p> <p>Disconnect: disconnect a data link logical connection</p> <p>Change Ethernet address: change the Ethernet address</p> <p>Add multicast address: add a multicast address</p> <p>Delete multicast address: remove a multicast address</p> <p>Configure 82586: configure the 82586 controller</p>
Network Management	<p>Read/Clear/Set network objects (local/remote):</p> <ul style="list-style-type: none"> <li>read/clear/set local or remote iNA 960 network parameters</li> </ul> <p>Read/Set network memory (local/remote):</p> <ul style="list-style-type: none"> <li>read/set memory of the local or a remote station.</li> <li>Useful in network debug process.</li> </ul> <p>Boot consumer: requests a network boot server to load a boot file into this station</p> <p>Echo: Echo a packet between this station and another remote station on the network</p>

### ISXM™ Boot Firmware User Interface

The iSXM 552 boot firmware is used to load iNA 961 or other software onto the 552 from either local MULTIBUS memory or a remote network station. The firmware performs a number of local and network diagnostics. Table 4 describes the functions of the boot firmware.

The iSXM 552 boot firmware interfaces with the host processor through a configurable command buffer location in MULTIBUS memory. This location can be either jumper or program configured. The host processor updates the command byte in the command buffer and expects the firmware to update the response byte when the command is done. The host processor signals to the firmware to examine this command buffer by writing a 2 to the flag byte port. The firmware will update the response byte when the command is completed.

The iSXM 552 boot firmware commands fully support the initialization of the MIP Interface. The MIP interface is used by the host processor to communicate with the iNA 961 once it is loaded and started. (See section "iNA 961 User Interfaces" for details.)

### iNA 961 User Interfaces

User programs give iNA 960 commands to the iNA 961 software on the iSXM 552 board via the MULTIBUS Interface Protocol (MIP). MIP is an Intel reliable process to process message delivery protocol between MULTIBUS processors. Figure 5 illustrates how this message delivery functions. Commands are passed between the iSXM 552 and the host processor in the form of request blocks. A request block is a buffer that contains a command specification and the command parameters. Each request block (or equivalently, each command) is reliably delivered from the host processor to iNA 961 via the MIP facility. iNA 961 will extract the command information and carry out the command. After a command is done, iNA 961 will use the MIP facility to return the command result to the user program.

iNA 961 request blocks are in the same formats as iNA 960 commands. Refer to the iNA 960 data sheet and reference manuals for more details on iNA 961 software.

**Table 4. ISXM™ 552 Boot Firmware Commands**

Command	Function
Presence	This command will indicate that the boot firmware is functional by returning the version number of the firmware, the power on diagnostic result, and the default Ethernet address of the iSXM 552.
Load	Load a program from MULTIBUS memory into a designated location in the iSBC 552 memory.
Start	Load a program from MULTIBUS bus memory into a designated location in the iSXM 552 memory. Proceed to start this program once it is loaded. This command also initializes the MIP interface on the iSXM 552 board.
Echo	Echo a packet between this iSXM 552 board and another station on the network.
Remote Boot	This command requests a remote boot server station to download software onto the iSXM 552.
and start MIP initialize	Used after a remote boot. This command initializes the MIP interface on the iSXM552 and then start the software loaded by the remote boot command.

### Operating Systems Environment

The iSXM 552 board and iNA 961 software can function in any MULTIBUS environment. The communication between the iSXM 552 and the host processor is entirely independent of any host operating systems. iNA 961 uses the MIP protocol to interface with the host processor. The MIP is a reliable, host operating system independent, process to process communication scheme between any processors on the MULTIBUS System Bus. iNA 961 can service multiple processes utilizing its services at the same time.

A host processor passes iNA 961 commands and buffers in the MULTIBUS system memory to the iNA

961 software. iNA 961 is responsible for updating the response fields of these commands. It is responsible for copying the user send buffer in MULTIBUS system memory into its on board buffers for transmission and for copying received messages to user buffers in MULTIBUS system memory.

### Diagnostics

The iSXM 552 board offers a range of power up diagnostics designed to ensure that the 80186 processor, the memory (EPROM and iRAM), and the Ethernet serial interface are functioning properly. Table 5 describes these diagnostics.




Figure 5. iNA 961 MIP Interface

231356-5

**Table 5. Functions Checked by ISXMTM 552 Diagnostics**

<ol style="list-style-type: none"> <li>1. Insufficient RAM</li> <li>2. Ram match pattern test</li> <li>3. Ram ripple data test</li> <li>4. Boot firmware PROM checksum</li> <li>5. Address PROM checksum</li> <li>6. 80186 interrupt controller</li> <li>7. 80186 timer controller</li> <li>8. 82586 initialization</li> <li>9. 82586 CRC check.</li> <li>10. 82586 broadcast packet recognition</li> <li>11. 82586 external loopback</li> <li>12. 82586 individual address recognition</li> <li>13. 82586 multicast address recognition</li> <li>14. 82586 reset</li> <li>15. 82586 diagnose check</li> </ol>
--

**DEVELOPMENT ENVIRONMENT**

The iSXM 552 board is a turn-key product that allows a user to emphasize the development of high level software, such as a network file server. The iSXM 552 board and iNA 961 software together form a transport COMMengine that integrates into any MULTIBUS system. iNA 961 is supplied in a boot loadable file format. This file can be loaded into the iSXM 552 by a host processor or through a remote boot server. The boot firmware on the iSXM 552 supports both functions.

The iSBC 552 allows a user to fine tune iNA 960 and put the software on the board. Both iNA 960 and the iSBC 552 can be flexibly configured to best meet the users' requirements. An Intel development system, together with an Intel I2ICE or equivalent product is usually needed if the user desires to do extensive development work on the iSBC 552. Intel also supplies a wide range of host processor boards and systems (such as the iSBC 286/10 and system 310) that will function well both with the iSBC 552 or the iSXM 552.

iNA 960 can be put into PROMs and run on the iSBC 552.

**ORDERING INFORMATION**

Part Number	Description
SXM 552	Ethernet Transport Engine
SBC 552	Ethernet COMMengine

**SPECIFICATIONS**

**MULTIBUS Interface**

The iSBC 552 and iSXM 552 boards conform to all AC and DC requirements outlined in the Intel MULTIBUS Specification, Order Number 142686-002 with the following exceptions:

Signal Specification  
 DAT0 - DAT7: I<sub>IH</sub> = 180µA, I<sub>IL</sub> = 125µA

**Transceiver Interface**

IEEE 802.3 compatible

**DC Power Requirements**

All voltages supplied by the MULTIBUS Interface  
 + 5.0V ± 5%, 5.9A maximum  
 + 12.0 ± 5%, 0.5A maximum

**Environmental**

Temperature 0°C to 55°C Operating  
 - 40°C to 65°C Non-Operating

Humidity 5% to 90% Operating  
 5% to 95% Non-Operating






# iSBC® 186/51 COMMUNICATING COMPUTER

MEMBER OF THE OpenNET™ PRODUCT FAMILY

- 6 MHz iAPX 186 Microprocessor
- 128K Bytes of dual-ported RAM expandable on-board to 256K Bytes
- 82586 Local Area Network Coprocessor for CSMA/CD applications and 82501 Ethernet serial interface for Ethernet/IEEE 802.3 specifications
- Two serial interfaces, RS-232C and RS-422A/RS-449 compatible
- Sockets for up to 192K Bytes of JEDEC 28 pin standard memory devices
- Supports transport layer software (INA 960) and higher layer communications software (such as RMX-NET)
- Two iSBX™ bus connectors
- 16M Bytes address range of MULTIBUS®
- MULTIBUS® interface for multimaster configurations and system expansion
- Supported by a complete family of single board computers, peripheral controllers, digital & analog I/O, memory, packaging and software

The iSBC® 186/51 COMMUNICATING COMPUTER, THE COMMputer™, is a member of Intel's OpenNET family of products, and supports Intel's network software. The COMMputer utilizes Intel's VLSI technology to provide an economical self-contained computer for applications in processing and local area network control. The combination of the iAPX 186 Central Processing Unit and the 82586 Local Area Network Coprocessor/82501 Ethernet Serial Interface makes it ideal for applications which require both communication and processing capabilities such as networked workstations, factory automation, office automation, communications servers, and many others. The CPU, Ethernet interface, serial communications interface, 128K Bytes of RAM, up to 192K Bytes of ROM, I/O ports and drivers and the MULTIBUS interface all reside on a single 6.75"x12.00" printed circuit board.



Intel Corporation Assumes No Responsibility for the Use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Circuit Patent Licenses are Implied. Information Contained Herein Supersedes Previously Published Specifications On These Devices From Intel.




Figure 1. iSBC® 186/51 Block Diagram

**FUNCTIONAL DESCRIPTION**

**Communicating Computer**

Intel's OpenNET strategy provides the user with building blocks to implement all seven layers of the International Standards Organization's (ISO) Open Systems Interconnect (OSI) model (see figure 2.) The iSBC 186/51 is a part of the OpenNET product family. The iSBC 186/51 can host iNA 960 transport layer software to provide ISO 8073 class 4 standard protocol on IEEE 802.3 LAN. In conjunction with the transport file access software, RMX-NET, the iSBC 186/51 and iNA 960 provide a complete seven layer communications solution.

The iSBC 186/51 board integrates a programmable processor and communications capability onto one board, serving both computational and networking capacities as dictated by the application. The communications coprocessor (82586) aids in this task by accomplishing as much of the communications task as possible before the processor intervenes (thus reducing the overhead load of the 80186 processor).




Figure 2. iSBC® 186/51 Implementation of ISO Standard Model

The dual capabilities of the iSBC 186/51 are useful in three types of applications: (1) as a single board communicating computer running both user applications and communications tasks; (2) as one bus master of a multiple processor board solution running a portion of the overall user application and the communications tasks; and (3) as an "intelligent bus slave" that performs communications related tasks as a peripheral processor to one or more bus masters in a communications intensive environment.

## Architecture

The iSBC 186/51 board is functionally partitioned into three major sections: central computer, I/O including LAN interconnect and memory including shared dual port RAM (Figure 1).

The central computer, an iAPX 186 CPU, provides powerful processing capability. The microprocessor, together with the on-board PROM/EPROM sites, programmable timers/counters, and programmable interrupt control provide the intelligence to manage sophisticated communications operations on-board the iSBC 186/51. The timers/counters and interrupt control are also common to the I/O area providing programmable baud rates to USARTs and prioritizing interrupts generated from the USARTs. The central computer functions are protected for access by the on-board 80186 only.

The I/O is centered around the Ethernet access provided by the 82586/82501 pair. All 10Mbps CSMA/CD protocols can be supported. Included here as well are two serial interfaces, both of which are fully programmable. In support of the single board computer, two iSBX connectors are provided for further customer expansion of I/O capabilities. The I/O is under full control of the on-board CPU and is protected from access by other system bus masters.

The third major segment, dual-port RAM memory, is the key link between the 80186, the Ethernet controller, and bus masters (if any) managing the system functions. The dual-port concept allows a common block of dynamic memory to be accessed by the on-board 80186 CPU, the on-board Ethernet controller and off-board bus masters. The system program can, therefore, utilize the shared dual-port RAM to pass command and status information between the bus masters and on-board CPU and Ethernet controllers. In addition, the dual-port concept permits blocks of data transmitted or received to accumulate in the on-board shared RAM, minimizing the need for a dedicated memory board.

## CENTRAL COMPUTER FUNCTIONALITY

### Central Processing Unit

The central processor for the iSBC 186/51 is Intel's iAPX 186 CPU. The iAPX 186 is a high integration 16-bit microprocessor. It combines several of the most common system components onto the chip (i.e., Direct Memory Access, Interval Timers, Clock generator, and Programmable Interrupt Controller). The CPU architecture includes four 16-bit Byte addressable data registers, two 16-bit index registers and two 16-bit memory base pointer registers. These are accessible by a total of 24 operand addressing modes for (1) comprehensive memory addressing, and (2) support of the data structures required for today's structured, high level languages—as well as assembly language.

### Instruction Set

The iAPX 186 instruction set is a superset of the 8086. It maintains object code compatibility while adding 10 new instructions to the existing iAPX 86 instruction set. The iAPX 186 retains the variable length instruction format (including double operand instructions), 8-bit and 16-bit signed and unsigned arithmetic operators for binary, BCD and unpacked ASCII data, and iterative word and byte string manipulations. Added instructions include: Block I/O, Enter and Leave subroutines, Push Immediate, Multiply Quick, Array Bounds Checking, Shift and Rotate by Immediate, and Pop and Push All.

### Architectural Features

A six-byte instruction queue provides prefetching of sequential instructions and can reduce the 1000 nsec minimum instruction cycle to 333 nsec for queued instructions. The stack oriented architecture readily supports modular programming by facilitating fast, simple intermodule communication, and other programming constructs needed for asynchronous real-time systems. Using a windowing technique and external logic, the full 16M Bytes addressing range of the IEEE-796 MULTIBUS Standard is available to the user. The dynamic relocation scheme allows ease in segmentation of pure procedure and data for efficient memory utilization. Four segment registers (code, stack, data, extra) contain program loaded offset values which are used to map 16-bit addresses to 20-bit addresses. Each register maps 64K Bytes at a time and activation of a specific register is controlled both explicitly by program control, and implicitly by specific functions and instructions. A flag byte signaling mechanism aids in creating an interprocessor communication scheme. This includes (1) the ability to set/reset interrupts with MULTIBUS commands and (2) board reset.

**Programmable Timers**

The 80186 provides three internal 16-bit programmable timers. Two of these are highly flexible and are connected to four external pins (two per timer). They can be used to count external events, time external events, generate nonrepetitive waveforms, etc. The third timer is not connected to any external pins, and is useful for real-time coding and time delay applications. In addition, this third timer can be used as a prescaler to the other two, or as a DMA request source. The factory default configuration for timer 0 is baud rate generator.

The 80130-6 provides three more programmable timers. One is a factory default baud rate generator and outputs an 8254 compatible square wave to the RS232 Channel B. The other two timers are assigned to the use of the Operating System and should not be altered by the user.

The system software configures each timer independently to select the desired function. Examples of available functions are shown in Table 3. The contents of each counter may be read at any time during system operation.

**Table 3. 80186 Programmable Timer Functions**

Function	Operation
Interrupt on terminal count	When terminal count is reached, an interrupt request is generated. This function is extremely useful for generation of real-time clocks.
Programmable one-shot	Output goes low upon receipt of an external trigger edge or software command and returns high when terminal count is reached. This function is retriggerable.
Rate generator	Divide by N counter. The output will go low for one input clock cycle, and the period from one low going pulse to the next is N times the input clock period.
Square-wave rate generator	Output will remain high until 1/2 the count has been completed, and go low for the other half of the count.
Software triggered strobe	Output remains high until software loads count (N). N periods after count is loaded, output goes low for one input clock period.
Hardware triggered strobe	Output goes low for one clock period N counts after rising edge counter trigger input. The counter is retriggerable.
Event counter	On a jumper selectable basis, the clock input becomes an input from the external system. CPU may read the number of events occurring after the counter "window" has been enabled or an interrupt may be generated after N events occur in the system.

**Interrupt Capability**

The iSBC 186/51 has two programmable interrupt controllers (PICs): one in the 80186 component and one in the 80130-6 component. In the iRMX mode, the 80186 interrupt controller acts as a slave to the 80130-6. The 80186 interrupt controller in this mode uses all of its external interrupt pins. It therefore services only internally generated interrupts (i.e., three timers, two DMA channels). The 80130-6 interrupt controller operates in the master mode and has eight prioritized inputs that can be programmed either edge or level sensitive.

The iSBC 186/51 board provides 9 vectored interrupt levels. The highest level is the NMI (Non-Maskable

Interrupt) line which is directly tied to the 80186 CPU. This interrupt is typically used for signaling catastrophic events (e.g., power failure). The Programmable Interrupt Controllers (PIC) provide control and vectoring for the next eight interrupt levels. As shown in Table 4, a selection of four priority processing modes is available for use in designing request processing configurations to match system requirements for efficient interrupt servicing with minimal latencies. Operating modes and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts interrupt requests from all on-board I/O resources and from the MULTIBUS system bus. The PIC then resolves requests according to the selected mode and, if appropriate, issues an interrupt to the CPU.

**Table 4. iSBC® 186/51 Programmable Interrupt Modes**

Mode	Operation
Fully nested	Interrupt request line priorities fixed at 0 as highest, 7 as lowest.
Special fully nested	Allows multiple interrupts from slave PICs to the master PIC. Used in the case of cascading where the priority has to be conserved within each slave.
Specific priority	System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.
Polled	System software examines priority-encoded system interrupt status via interrupt status register.

**Interrupt Request Generation**

iSBC 186/51 Interrupt Service requests may originate from 25 sources. Table 5 contains a list of devices and functions supported by interrupts. All interrupts are jumper configurable with either suitcase or wire wrap to the desired interrupt request level.

associated with controlling a local network. The 82586 provides most of the functions normally associated with the data link and physical link layers of a local network architecture. In particular, it performs framing (frame boundary delineation, addressing, and bit error detection), link management, and data modulation. It also supports a network management interface.

**I/O FUNCTIONALITY**
**Local Area Network Coprocessor**

The 82586 is a local communications controller designed to relieve the iAPX 186 of many of the tasks

The iAPX 186 and the 82586 communicate entirely through a shared memory space. To the user, the 82586 appears as two independent but communicating units: the Command Unit (CU) and the Receive Unit (RU). The CU executes the commands given by

**Table 5. Interrupt Request Sources**

Device	Function	Number of Interrupts
MULTIBUS® interface	Requests from MULTIBUS® resident peripherals or other CPU	2
8274	Transmit buffer empty, receive buffer full and channel errors	8
Internal 80186 PIC	Timer 0, 1, 2 outputs (function determined by timer mode) and 2 DMA channel interrupts	5
82586	Communications processor needs attention	1
Flag byte interrupt	Flag byte interrupt set by MULTIBUS master	1
Systick	80130-6, RMX system timer	1
Edge to level trigger	Converts EDGE interrupts to level interrupts	1
iSBX™ connectors MULTIMODULE™	Function determined by iSBX™	4 (2 per iSBX™ connector)
Bus fail safe timer	Indicates addressed MULTIBUS® resident device has not responded to command within 6 msec	1
OR-gate matrix	Outputs of OR-gates on-board for multiple interrupts	1

the 80186 to the 82586. The RU handles all activities related to packet reception, address recognition, CRC checking, etc. The two are controlled and monitored by the CPU via a shared memory structure called the System Control Block (SCB). Commands for the CU and RU are placed into the SCB by the host processor. Status information is placed into the SCB by the CU and RU (via the CU). The Channel Attention and Interrupt lines are used by the CPU and the 82586 to get the other to look into the SCB. See Figure 3.

The 82586 features a high level diagnostic or maintenance capability. It automatically gathers statistics on CRC errors, frame alignment errors, overrun errors, and frames lost due to lack of reception resources. In addition, the user can output the status of all internal registers to facilitate system design.

Upon initialization, the 82586 obtains the address of its System Control Block through the Initialization Root which begins at location 0FFFFF6H. See Figure




Figure 3. System Overview




Figure 4. 82586 Memory Structures

4. The SCB contains control commands, status register, pointers to the Command Block List (CBL) and Receive Frame Area (RFA), and tallies for CRC, Alignment, DMA Overrun and No Resource errors. Through the SCB, the 82586 is able to provide status and error counts for the iAPX 86, execute "programs" contained in the CBL and receive incoming frames in the Receive Frame Area (RFA).

**Serial I/O**

Two programmable communications interfaces using the Intel 8274 Multi-Protocol Serial Controller (MPSC) are contained on the iSBC 186/51. Two independent software selectable BAUD rate generators provide the channels with all the common communications frequencies. The mode of operation (for example, Asynchronous, Byte Synchronous or Bisynchronous

protocols), data format, control character format, parity, and baud rate are all under program control. The 8274 provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in the MSPC. The iSBC 186/51 supports operation in the polled, interrupt and DMA driven interfaces through jumper options. The board is delivered previously configured with channel A in RS-422/RS-449. Channel B in RS-232C. Channel A may be configured to support RS-232C.

**iSBX™ MULTIMODULE™  
On-Board Expansion**

Two 8/16-bit iSBX MULTIMODULE connectors are provided in the iSBC 186/51 microcomputer. Through these connectors, additional on-board I/O functions



may be added. ISBX MULTIMODULE boards optimally support functions provided by VLSI peripheral components such as additional parallel and serial I/O, analog I/O, small mass storage device controllers (e.g., cassettes and floppy disks), and other custom interfaces to meet specific needs. By mounting directly on the single board computer, less interface logic, less power, simpler packaging, higher performance, and lower cost results when compared to other alternatives such as MULTIBUS form factor compatible boards. The ISBX connectors on the iSBC 186/51 boards provide all signals necessary to interface to the local on-board bus, including 16 data lines for maximum data transfer rates. iSBC MULTIMODULE boards designed with 8-bit data paths and using the 8-bit ISBX connector are also supported on the iSBC 186/51 microcomputers. A broad range of ISBX MULTIMODULE options are available in this family from Intel. Custom ISBX modules may also be designed for use on the iSBC 186/51 boards. An ISBX bus interface specification and ISBX connectors are available from Intel.

## MEMORY FUNCTIONALITY

### RAM Capabilities

The iSBC 186/51 COMMputer board contains 128K Bytes of dual-port dynamic RAM. The on-board RAM may be expanded to 256K Bytes with the iSBC 304 MULTIMODULE board mounted onto the iSBC 186/51 board. The dual-port controller allows access to the on-board RAM (including RAM MULTIMODULE options) from the iSBC 186/51 board and from any other MULTIBUS master via the system bus. Segments of on-board RAM may be configured as a private resource, protected from MULTIBUS system access. The amount of memory allocated as a private resource may be configured in increments of 25% of the total on-board memory ranging from 0% to 100% (optional RAM MULTIMODULE board doubles the increment size). These features allow the multiprocessor systems to establish local memory for each processor and shared system memory configurations where the total system memory size (including local on-board memory) can exceed one megabyte without addressing conflicts.

### Universal Memory Sites for Local Memory

Six 28-pin sockets are provided for the use of Intel's 2732, 2764, 27128, 27256 EPROMs and their respective ROMs. When using the 27256s, the on-board

EPROM capacity is 192K Bytes. Other JEDEC standard pinout devices are also supported, including byte-wide static RAMs and iRAMs.

## MULTIBUS® SYSTEM BUS AND MULTIMASTER CAPABILITIES

### Overview

The MULTIBUS system bus is Intel's industry standard microcomputer bus structure. Both 8 and 16-bit single board computers are supported on the MULTIBUS structure with 24 address and 16 data lines. In its simplest application, the MULTIBUS system bus allows expansion of functions already contained on a single board computer (e.g., memory and digital I/O). However, the MULTIBUS structure also allows very powerful distributed processing configurations with multiple processors and intelligent slave I/O, and peripheral boards capable of solving the most demanding microcomputer applications. The MULTIBUS system bus is supported with a broad array of board level products, LSI interface components, detailed published specifications and application notes.

### Expansion Capabilities

Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards. Memory may be expanded by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be added with digital I/O and analog I/O expansion boards. Mass storage capability may be achieved by adding single or double density diskette controllers, or hard disk controllers. Modular expandable backplanes and cardcages are available to support multiboard systems.

### Multimaster Capabilities

For those applications requiring additional processing capacity and the benefits of multiprocessing (i.e., several CPU's and/or controllers logically sharing system tasks through communication of the system bus), the iSBC 186/51 boards provide full MULTIBUS arbitration control logic. This control logic allows up to three iSBC 186/51 boards or other bus master, including iSBC 80 family MULTIBUS compatible 8-bit single board computers to share the system bus using a serial (daisy chain) priority scheme. This allows up to 16 masters to share the MULTIBUS system bus with an external parallel priority decoder. In addition to the multiprocessing configurations made possible with

multimaster capability, it also provides a very efficient mechanism for all forms of DMA (Direct Memory Access) transfers.

## **MISCELLANEOUS FUNCTIONALITY**

### **Power-Fail Control and Auxiliary Power**

An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during system power-down sequences. An auxiliary power bus is also provided to allow separate power to RAM for systems requiring battery back-up of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

### **System Development Capabilities**

The development cycle of iSBC 186/51 products can be significantly reduced and simplified by using either the System 86/3XX or the Intellec Series Microcomputer Development Systems. The Assembler, Locating Linker, Library Manager, Text Editor and System Monitor are all supported by the ISIS-II disk-based operating system. To facilitate conversion of the 8080A/8085A assembly language programs to run on the iSBC 186/51 boards, CONV-86 is available under the ISIS-II operating system.

### **In-Circuit Emulator**

The Integrated Instrumentation In-Circuit Emulator (I<sup>2</sup>ICE) provides the necessary link between the software development environment provided by the Intellec system and the "target" iSBC 186/51 execution system. In addition to providing the mechanism for

loading executable code and data into the iSBC 186/51 boards, the I<sup>2</sup>ICE-186 provides a sophisticated command set to assist in debugging software and final integration of the user hardware and software.

### **PL/M-86 and C-86**

Intel has two systems implementation languages, PL/M-86 and C-86. Both are standard in the System 86/3XX and are also available as Intellec Microcomputer Development System options. PL/M-86 provides the capability to program in algorithmic language and eliminates the need to manage register usage or allocate memory while still allowing explicit control of the system's resources when needed. C-86 is especially appropriate in applications requiring portability and code density. FORTRAN 86 and PASCAL 86 are also available on Intellec or 86/3XX systems.

### **Run-Time Support**

Intel also offers two run-time support packages: iRMX 88 Realtime Multitasking Executive and the iRMX 86 Operating System. The iRMX 88 executive is a simple, highly configurable and efficient foundation for small, high performance applications. Its multitasking structure establishes a solid foundation for modular system design and provides task scheduling and management, intertask communication and synchronization, and interrupt servicing for a variety of peripheral devices. Other configurable options include terminal handlers, disk file system, debuggers and other utilities. The iRMX 86 Operating System is a highly functional operating system with a very rich set of features and options based on an object-oriented architecture. In addition to being modular and configurable, functions beyond the nucleus include a sophisticated file management and I/O system, and a powerful human interface. Both packages are easily customized and extended by the user to match unique requirements.



**SPECIFICATIONS**

**Word Size**

Instruction—8, 16, 24, or 32 bits  
Data—8, 16 bits

**System Clock**

6.00 MHz ± 0.1%

**Cycle Time**

**Basic Instruction Cycle**

6 MHz—1000ns  
333ns (assumes instruction in the queue)

Note: Basic instruction cycle is defined as the fastest instruction time (i.e., two clock cycles.)

**Memory Capacity/Addressing**

Six Universal Memory Sites support JEDEC 24/28 pin EPROM, PROM, iRAM and static RAM.

**Example for EPROM:**

Device	Total Capacity	Address Range
2732	24K Bytes	F8000-FFFF <sub>H</sub>
2764	48K Bytes	F0000-FFFF <sub>H</sub>
27128	96K Bytes	E0000-FFFF <sub>H</sub>
27256	192K Bytes	C0000-FFFF <sub>H</sub>

**On-Board RAM**

Board	Total Capacity	Address Range
iSBC 186/51	128K Bytes	0-1FFFF <sub>H</sub>

**With MULTIMODULE™ RAM**

Board	Total Capacity	Address Range
iSBC 304	256K Bytes	0-3FFFF <sub>H</sub>

**I/O Capacity**

Serial—two programmable channels using one 8274 iSBX™ Multimodule™—two 8/16-bit iSBX™ connec-

tors allow use of up to 2 single-wide modules or 1 single-wide module and 1 double-wide iSBX module.

**Serial Communications Characteristics**

Synchronous —5-8 bit characters; internal or external character synchronization; automatic sync insertion

Asynchronous —5-8 bit characters; break character generation; 1, 1/2, or 2 stop bits; false start bit detection

**Baud Rates**

Frequency (KHz) (S/W Selectable)	Baud Rate (Hz)		
	Synchronous		Asynchronous
	÷ 1	÷ 16	÷ 64
153.6	—	9600	2400
76.8	—	4800	1200
38.4	38,400	2400	600
19.2	19,200	1200	300
9.6	9,600	600	150
4.8	4,800	300	75
2.4	2,400	150	—
1.76	1,760	110	2400

**NOTE:**

Frequency selected by I/O write of appropriate 16-bit frequency factor to baud rate register (80186 timer 0 & 80130 baud timer).

**Timers**

**Input Frequencies**

Reference 1.5 MHz ± 0.1% (.5µSec period nominal)  
Event Rate: 1.5 MHz max.



80186 Output Frequencies/Timing Intervals

Function	Single Timer/Counter		Dual (Cascaded) Timer/Counter	
	Min	Max	Min	Max
Real-time Interrupt	667ns	43.69ms	667ns	47.72 minutes
Programmable one-shot	1000ns	43.69ms	1000ns	47.72 minutes
Rate generator	22.889 Hz	1.5 MHz	.0003492 Hz	1.5 MHz
Square-wave rate generator	22.889 Hz	1.5 MHz	.0003492 Hz	1.5 MHz
Software triggered strobe	1000ns	43.69ms	1000ns	47.72 minutes
Event counter	—	1.5 MHz	—	—

Interfaces

Ethernet—IEEE 802.3 compatible  
MULTIBUS® —IEEE 796 compatible  
MULTIBUS® —Master D16 M24 I16 V0 EL

Compliance

iSBX™ Bus—IEEE P959 compatible  
Serial I/O—RS-232C compatible,  
configurable as a data set or  
data terminal, RS-422A/RS-449

Connectors

Interface	Double-Sided Pins	Centers (in.)	Mating Connectors
Ethernet	10	0.1	AMP87531-5
MULTIBUS® SYSTEM	86 (P1)	0.156	Viking 3KH43/9AMK12 Wire Wrap
	60 (P2)	0.1	Viking 3KH30/9JNK
iSBX™ Bus 8-Bit Data	36	0.1	iSBX™ 960-5
	44	0.1	iSBX™ 960-5
16-Bit Data			
Serial I/O	26	0.1	3M 3452-0001 Flat or AMP88106-1 Flat



**Physical Characteristics**

Width—12.00 in. (30.48 cm)  
Height—6.75 in. (17.15 cm)  
Depth—0.70 in. (1.78 cm)  
Weight—18.7 ounces (531 g.)

**Environmental Characteristics**

Operating Temperature—0°C to 55°C  
Relative Humidity—10% to 90% (without condensation)

**Electrical Characteristics**

DC Power Supply Requirements

Configuration	Maximum Current (All Voltages ± 5%)		
	+5	+12	-12
SBC 186/51 as shipped:			
<i>Board Total</i>	7.45A	40mA	40mA
With separate battery back-up	6.30A	40mA	40mA
Battery back-up	1.15A	—	—
With SBC-304 Memory Module Installed:			
<i>Board Total</i>	7.55A	40mA	40mA
With separate battery back-up	6.30A	40mA	40mA
Battery back-up	1.25A	—	—

**NOTES:**

1. Add 150 mA to 5V current for each device installed in the 6 available Universal Memory Sites.
2. Add 500 mA to 12V current if Ethernet transceiver is connected.
3. Add additional currents for any SBX modules installed.

**Reference Manual**

122330-001—iSBC 186/51 Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

**ORDERING INFORMATION**

Part Number	Description
SBC 186/51	Communicating Computer



# iRMX™ NETWORKING SOFTWARE-iRMX™-NET


MEMBER OF THE OpenNET™ PRODUCT FAMILY

- **Transparent Network File Access**
  - Remote files can be worked with as if they were local
- **Connects iRMX™, XENIX\* and DOS systems on the LAN\*\***
  - Compatible with XENIX Networking Software (XENIX\* NET) and MS-NET/ IBM PC Networking program
- **Runs under iRMX™ 86 Operating System**
- **Existing applications can be distributed without change**
- **Supports OpenNET™—Ethernet hardware and software**
  - iSXM™ 552 Transport Engine
  - iSBC® 552 COMMengine
  - iSBC® 186/51 COMMputer™
  - iNA 960 Transport software
- **Supports file server applications**
  - Based on iRMX™ 86 Basic I/O system
- **Distributed name server**

The Intel OpenNET™ iRMX™ Network File access software provides transparent file access between iRMX and XENIX\* and iRMX and MS/DOS systems across a LAN. Users can use local file systems commands to read, write, open, close, etc. files residing at remote iRMX, MS/ or PC/DOS and XENIX systems. iRMX NET implements the upper layer ISO OSI protocols used by the IBM PC Network Program and XENIX NET. Interoperation among these systems is supported by Intel's LAN product line including the iSXM 552 Transport engine, the iSBC® 552 COMMengine, the iSBC® 186/51 COMMputer™ and the iNA 960 Transport software. Networked iRMX systems serve in a wide range of applications including real time transactions, automated testing, data collection, communications switching, etc.

\*XENIX is a trademark of Microsoft Corp.

\*\*RMX to XENIX interoperation will be fully qualified only in R1.1 and up.



231372-1

**IRMX™-NET FUNCTIONAL DESCRIPTION**

IRMX™-NET provides transparent remote file access capability through a file consumer and a file server module. The consumer intercepts file commands from the local user and transmits them across the LAN to the server at the node where the target file resides. The server receives, interprets and executes the command acting as a user to its local file system. The user has the option of configuring either or both in his target system.

IRMX™-NET also includes a name server which provides name-to-address mapping. The iRMX™-NET file consumer uses the name server to find the physical address of the referenced system.

The capabilities allow iRMX systems to interoperate over the LAN with XENIX systems configured with XENIX-NET or DOS systems using MS-NET or IBM PC Network Program. This interoperation entails accessing data and loading programs through the network, sharing common servers and communication between users.

The network file service requires the support of an underlying ISO 8073 compatible transport service provided by the iNA 960 network software running on the iSBC 186/51 COMmputer or the iSXM 552/iSBC 552 boards. In terms of the ISO OSI reference model iRMX™-NET, in conjunction with the transport service and Ethernet/IEEE 802.3 hardware, provide complete seven layer functionality and serves as the fundamental building block for the development of a host of other services such as mail or virtual terminal (see Figure 1).




Figure 1. ISO OSI Reference Model RMX-NET




Figure 2. Protocols and Interoperation

CONSUMER	SERVER	WHICH PROTOCOL USED	SUPPORTED IN
iRMX™	iRMX™	EXT.	R1.0
iRMX™	XENIX	EXT.	R1.1
XENIX	iRMX™	EXT.	R1.1
XENIX	XENIX	EXT.	R1.0
XENIX	DOS	CORE	R1.0
DOS	iRMX™	CORE	R1.0
DOS	XENIX	CORE	R1.0
DOS	DOS	CORE	M/S NETWORK, IBM PC NETWORK SOFTWARE

Table 1. Protocols

## TRANSPARENT REMOTE FILE ACCESS

iRMX-NET provides transparent remote file access at the BIOS, EIOS and Human Interface level. This means that all iRMX 86 applications written using BIOS, EIOS or HI commands can be used in a networked environment where the referenced files may reside at other nodes of the network.

With Release 1 of RMX-NET the user (file consumer) can transparently access files resident at remote systems configured with iRMX-NET or XENIX-NET (file servers). On the other hand, an RMX file server supports remote nodes configured with iRMX-NET, XENIX-NET, Microsoft Networks and IBM PC Network Software file consumers. For a table showing the combinations supported with the initial OpenNET product line please refer to Figure 2.

Transparent remote file access enables the user to manipulate and use remote files as if they were local. This capability can be used to develop key network services, such as mail, print server or virtual terminal with minimum additional effort.

## PROTOCOLS

File sharing among different operating systems across the network is made possible through implementing a common set of file access (or file sharing) protocols under these operating systems. Network file sharing protocols are a set of rules governing the interaction between a file consumer and a file server on the same local area network. The file access protocols used by the OpenNet product line were jointly developed Intel, Microsoft and IBM.

Since the file systems of DOS, XENIX 286 and iRMX 86 are not identical, two protocol sets have been devised to support transparency in the various serv-

er-consumer combinations. The so-called "core protocols" support transparent file access between two DOS nodes on the network. The "extended protocols" support transparent file access between iRMX and XENIX nodes. The extended protocols contain the core protocols as a subset. See Figure 2 for an illustration. The core and extended protocols are in public domain and can be implemented under other operating systems, thus enabling a host of otherwise incompatible systems to share data and resources and to communicate across the network.

## NETWORK HIERARCHICAL FILE SYSTEM

The file sharing protocols implemented in a network extend the file systems of the individual nodes into a so-called network hierarchical file system. Within a network any user can access each of the "public" files through a unique path of the network directory. For an illustration of the latter, please refer to Figure 3. Note that a directory can be designated as public (accessible from other nodes of the network) or private (accessible only locally) when SYSGEN-ing the server. Within a network hierarchical file system the same access right options are available as under RMX 86, that is a remote file can be read only, written into or searched depending on how it is set up.

## IMPLEMENTATION

iRMX-NET implements file access across the network through introducing a new file type, the "remote file." The iRMX operating system originally supports physical, stream and named files through the respective file drivers contained within the Basic I/O system (BIOS). iRMX-NET adds a new file driver called remote file driver (RFD). All local commands referencing remote files are intercepted at the BIOS level and are redirected through the RFD to the network.




Figure 3. Network Hierarchical File System



The server receives the command from the network and forwards it to the local operating system acting as a user for the local file system. For an implementation block diagram please refer to Figures 4 and 5.

The consumer consists of two basic building blocks. The RFD is operating system dependent and must be configured to run under the host. The file consumer building block is supported by the special executive of iNA 960 and can run on a separate processor along with iNA 960.

The server includes a file server building block and a name server module which are configured to run with iNA 960 and are operating system independent. The server interfaces to the host operating system through the File Access interface which runs under the host operating system.

### NAME SERVER

The Name Server provides name to network address mapping for the users. iRMX-NET implements a distributed or "protocol based" name server scheme in which every node "knows" its own name and address and thus there is no "master directory" file within the system.

When a user is referencing a remote node on the network by its name the file consumer broadcasts a request for that name across the network. The only node having the name called will respond by sending its address to the requestor.




Figure 4. IRMX-NET File Consumer Implementation

**SYSTEM ENVIRONMENT**

iRMX-NET is supported by any system in which iRMX 86 is at release level 6.0 or later and in which the iNA 960 transport software is already configured in.

iRMX-NET is included at sysgen time as a first level job if the extended I/O system is not present or as an I/O job if it is present. iRMX-NET contains a number of user-defined parameters which must be set up when configuring the system. These parameters include the size of buffers, the number of consumers served concurrently or the maximum permissible number of outstanding processes.

**USING iRMX-NET**

When first referencing a remote directory the user has to issue an "attachdevice" command just like in the case of attaching a new local device under RMX 86. For example if the remote system is SYSB the user will need to issue the following command:

Attachdevice SYSB as :f5: Remote.

In this case :f5: is chosen to designate the newly opened "network volume." The "attachfile" command in fact opens a virtual circuit between the consumer and the server to support the subsequent communication between these two nodes. Once the remote device is "attached" the user can access his

remote and local files alike. As a file server to a DOS consumer, iRMX-NET functions just like a PC AT file server. As a server to XENIX consumer there are a few limitations to transparency, for example, the "LOCK" and "LINK" XENIX commands are not supported under iRMX. As a file consumer to a XENIX server iRMX-NET provides full transparency.

**SPECIFICATIONS**

- Code size: about 40 KB
- System requirements: - RMX 86 R6.0 or later  
- iNA 960
- Throughput: T. B. D.

**ORDERING INFORMATION**

- iRMX-NET WRO  
Object code on double density RMX diskettes with OEM license.
- iRMX-NET WSU  
Object code on double density RMX diskettes with single user development license.
- iRMX-NET LST  
Source listing on microfiche. (Available for R1.1 and up.)
- iRMX-NET SRC  
Machine readable source  
(Available for R1.1 and up.)




Figure 5. File Server Implementation




Figure 6. Distributed Name Server Scheme




## XENIX\* NETWORKING SOFTWARE

MEMBER OF THE OpenNET PRODUCT FAMILY

- **Transparent Network File Access**  
Allows Existing Applications to be Distributed without Change
- **Interoperation between iRMX™, XENIX and MS/DOS\* Based Systems over a Local Area Network (LAN).**
  - Interoperation between XENIX and DOS by Rel 1.0
  - Interoperation between XENIX and iRMX by Rel 1.1
- **Runs under XENIX 3.0 on 286/310 and 286/380 Systems**
- **Supports OpenNET™ Hardware and Software**
  - iSXM™ 552 Ethernet COMMengine
  - iNA 961 Transport Software
- **Supports File Server Applications**

XENIX Networking software is a part of Intel's OpenNET Product Family which provides transparent file access between iRMX, XENIX and MS/DOS systems across a LAN. Users can use local file systems commands to read, write, open, close, etc. files residing at remote iRMX, MS/DOS and XENIX systems. The XENIX Networking Software implements the upper layer protocols used by Microsoft Networks. Interoperation among these systems is supported by Intel's OpenNET LAN product line including the iSXM 552 Transport Engine, iNA 961 (a preconfigured version of iNA 960 transport software), the iSBC® 186/51 COMMputer™ and the iNA 960 Transport software. Networked XENIX systems serve in a wide range of applications, such as distributed data processing, development, scientific and engineering applications, and graphics. Below is a diagram of the OpenNET Local Area Network.



231380-1

\* XENIX and MS/DOS are trademarks of Microsoft Corporation.

## XENIX—NETWORKING FUNCTIONAL DESCRIPTION

The XENIX Networking software provides transparent remote file access capability through a file consumer and a file server module. The consumer intercepts file commands from the local user application and transmits them across the LAN to the server at a network system or node where the target file resides. The server receives, interprets, and executes the command acting as a user to its local file system. The user has the option of configuring either or both the consumer and server in his target system.

The XENIX Networking Software also includes a name server which allows a logical name to be used to refer to remote nodes instead of the physical LAN address.

The capabilities allow XENIX systems to interoperate over the LAN with RMX systems (with release 1.1) configured with RMX Networking software or MS/DOS systems (with release 1.0) using Microsoft Networks. This interoperation entails accessing data and loading programs through the network, sharing common servers, and communication between users.

The XENIX Networking Software requires the support of an underlying ISO 8073 compatible transport service provided in the iNA 960 network software running on the iXSM 552 Transport Engine. In terms of the ISO OSI reference model, XENIX Networking


in conjunction with the transport service and Ethernet hardware provides complete seven layer functionality and serves as the fundamental building block for the development of other services such as mail and remote execution (see Figure 1).

## TRANSPARENT REMOTE FILE ACCESS

XENIX Networking provides transparent remote file access at the application interface level. This means that all XENIX 3.0 applications written using operating system file access commands can be used without change in a networked environment where the referenced files may reside at other nodes of the network.

With release 1.0 of the XENIX Networking software, the user (file consumer) can transparently access files resident at remote systems configured with XENIX or MS/DOS file servers. While a XENIX file server supports remote nodes configured with both XENIX and Microsoft Networks and file consumers. For a table showing the combinations supported with the initial OpenNET product line, please refer to Figure 2.

Transparent remote file access enables the user to manipulate and use remote files as if they were local. This capability is used for key network services, such as mail, print server, and remote execution on other XENIX nodes.



231380-2

Figure 1. OpenNET™ Product Offerings

Consumer	Server	Protocol Used	Supported In
iRMX™	iRMX™	EXT.	R1.0
iRMX™	XENIX	EXT.	R1.1
XENIX	iRMX™	EXT.	R1.1
XENIX	XENIX	EXT.	R1.0
XENIX	MS/DOS	CORE	R1.0
MS/DOS	iRMX™	CORE	R1.0
MS/DOS	XENIX	CORE	R1.0
MS/DOS	MS/DOS	CORE	MICROSOFT NETWORKS

Figure 2. Interoperation

### NETWORK FILE ACCESS PROTOCOLS

File sharing among different operating systems across the network is made possible through implementing a common set of file access (or file sharing) protocols under these operating systems. Network file sharing protocols are a set of rules governing the interaction between a file consumer and a file server on the same local area network. The file access protocols used by the OpenNET product line were jointly developed by Intel, Microsoft, and IBM.

Since the file systems of DOS, XENIX, and iRMX are not identical, two protocol sets have devised to support transparency in the various server-consumer combinations. The core protocols support transparent file access between a MS/DOS consumer and remote server. The "extended protocols" support transparent file access between iRMX and XENIX nodes. The extended protocols contain the core protocols as a subset. See Figure 3 for an illustration.

The core and extended protocols are in public domain and can be implemented under other operating systems, thus enabling a host of otherwise incompatible systems to share data resources and to communicate across the network.




Figure 3. Network File Access Protocols

### NETWORK HIERARCHICAL FILE SYSTEM

The file sharing protocols implemented in a network extend the file systems of the individual nodes into a hierarchical file system. Within a network any user can access each of the "public" files through a unique path of the network directory. For an illustration of the latter, refer to Figure 4. Within a network hierarchical file system the same access right options are available as under XENIX 3.0, that is a remote file can be read only, written into or searched if the requesting user has the appropriate permissions.




Figure 4. Network Hierarchical File System




Figure 5. XENIX Networking Consumer/Server

## IMPLEMENTATION

The XENIX Networking software implements file access across the network through enhancing the file naming syntax. The logical name associated with a remote system (or node) is appended by the user to the path name of the required file. This nomenclature is distinguished from normal path names by a double slash (/ /). A similar technique is used for MS/DOS and RMX.

```
//<node name>/<path name>
```

Hooks have been imbedded in the standard XENIX 3.0 Operating System offered by Intel which detect remote file accesses. XENIX Networking consists of a consumer task and server task. All local commands referencing remote files are intercepted at the kernel level and are redirected through the consumer software to the network.

The server software receives the command from the network and forwards it to the local operating system acting as a user for the local file system. For an implementation block diagram see Figure 5.

The consumer includes a name server module which is configured to run with the iNA 961 Transport Software and is operating system independent. The name server accesses a local file which keeps track of valid node names and their physical LAN address.

## SYSTEM ENVIRONMENT

The XENIX Networking software can be used on any system running Intel's XENIX 3.0. This includes the 286/310 and 286/380 systems. Since networking "hooks" are already included in the operating system nothing other than loading the XENIX Networking software onto the local system is necessary. Special network utilities are included for building and maintaining the network configuration files so that the network can be tailored to meet each customer's needs.

The network supports a single community of users which means that a user name is unique across the network and therefore users can log-in at any system on the network.

File security is provided by the standard XENIX 3.0 file protection of owner, group, and other access. A local node can restrict local access for remote users by allowing all, none, or a selected few remote nodes.

## USING XENIX NETWORKING

When the networking software and configuration files are located in each node, all each node has to do is start the consumer and/or start its server to make its files available to other network systems to start referencing remote files immediately. Each node can talk to as many as 20 other nodes at

the same time. This is dynamic and a node can switch to any other nodes at any time as long as it doesn't exceed 20. This limit is only for consumer tasks talking to server tasks and vice versa and in no way limits the number of users at a node which can have remote file access, i.e., all user requests from a single node are multiplexed through a single consumer.

The standard XENIX 3.0 mail works via XENIX Networking across the LAN as well as remote execution on XENIX 3.0 systems via the AT command.

As a consumer to RMX servers there are a few limitations to transparency, for example, the "LOCK" and "LINK" XENIX commands are not supported under RMX. As a file server to a RMX consumer, XENIX Networking does provide full transparency.

### SPECIFICATIONS

- Code size:                   —about 60 KB  
                                  plus 40 K for buffers
- System requirements —XENIX 3.0  
                                  —iNA 961
- XENIX Networking along with the iNA 961 software and the iSXM 552 have been qualified for the 286/310-17, 286/310-41, and 286/380 systems.

### ORDERING INFORMATION

XNX-NET-NSO	XENIX Networking Software (both 8" and 5 1/4" double sided, double density) plus rights for eight copies
XNX-NET-961-NSU	XENIX Networking and iNA 961 Object Software (both 8" and 5 1/4" double sided, double density) plus rights for 8 copies
XNX-NET-KIT-NRI	XENIX Networking and iNA 961 Object Software (both 8" and 5 1/4" double sided, double density) plus iSXM 552 Transport Engine for pass through use
XNX-NET-RO	XENIX Networking and iNA 961 Object Software (both 8" and 5 1/4" double sided, double density) plus license rights
XNX-NET-RF	Software Incorporation Fee
XNX-NET-NSR	Machine Readable source code for the XENIX Networking Software. (both 8" and 5 1/4" double sided, double density)
iNA-961-RO	iNA 961 Transport Software plus license rights
iSXM 552	Ethernet Transport Engine plus one iNA 961 Software Incorporation Fee
SYS 310-41XN	XENIX System 286/310-41 with Xenix Networking Software, iNA961 Transport Software and iSXM 552 Transport Engine
SYS 310-17XN	XENIX System 286/310-17 with Xenix Networking Software, iNA 961 Transport Software and iSXM 552 Transport Engine
iMDX 457	Ethernet Transceiver Cable
iMDX 3015	Ethernet Transceiver
iMDX 3016-1	Ethernet Cable
iDCM 911-1	Intellink™

Ethernet hardware and software for the IBM Personal Computer is available from Ungermann Bass, Inc.





## INA 960 TRANSPORT SOFTWARE MEMBER OF THE OpenNET™ PRODUCT FAMILY

- ISO Transport (8073) Class 4 services
  - Guaranteed message integrity
  - Data rate matching (flow control)
  - Multiple connection capability
  - Variable length messages
  - Expedited delivery
  - Negotiation of virtual circuit characteristics during opens
- Additional functionality
  - Connectionless transport (Datagram)
  - External Data Link
- IEEE 802.3 Data Link protocol (CSMA/CD) supported
- Comprehensive Network Management services
  - Collection of network usage statistics
  - Setting and inspecting of transport and data link parameters
  - Fault isolation and detection
  - Boot Server
- Compatible with multiple system environments
  - Runs as an iRMX™ 86 job
  - Supports host operating system independent designs based on 8086, 8088 or 80168 and 82586 components
- Runs on ISBC® 186/51 COMmputer™ Board
- Preconfigured version runs on SXM 552 Transport Engine

INA 960 is a general purpose local area network software package implementing the class 4 services of the ISO transport specification and network management functions in system designs based on the 8086, 8088 and 80186 microprocessors and the 82586 communications co-processor. INA 960 also supports Intel's board level LAN products, the ISBC® 552, ISXM™ 552, and the ISBC® 186/51. Combined with these board products INA 960 provides a cost effective, high performance industry standard transport capability supporting the OpenNET higher layer software or other user application.

INA 960 is a ready-to-use software building block for OEM suppliers of networked systems for both technical and commercial applications. Examples for such applications include networked design stations, manufacturing process control, communicating word processors, and financial services workstations. Using the INA 960 software the OEM can minimize development cost and time while achieving compatibility with a growing number of equipment suppliers adapting the IEEE and ISO standards.




Figure 1.

**FUNCTIONAL OVERVIEW**

The iNA 960 design is a standard implementation of the Class 4 transport protocol defined by the ISO OSI model. The Transport Layer provides a reliable full-duplex message delivery service on top of the "best effort" IEEE 802.3 standard packet delivery service implemented by the 82586 (or equivalent) physical and data link functions.

Consisting of linkable modules, the software can be configured to implement a range of capabilities and interface protocols. In addition to reliable process-to-process message delivery, the capabilities include a datagram service, a boot server, a direct user access to the Data Link Layer, and a comprehensive network management facility.

iNA 960 can be configured to run under iRMX 86 along with the user software, or to run on top of a

dedicated 8086, 8088 or 80186 processor coupled with an 82586 to provide a communications front end processor.

The software also includes a Network Management service. This facility enables the user to monitor and adjust the network's operation in order to optimize its performance.

The current release of iNA 960 includes a "null" Network Layer supporting the Data Link and Transport Layers without providing internetwork routing service. This capability will be implemented in later releases of iNA 960.

For a conceptual block diagram of iNA 960, refer to Figure 2.




Figure 2. iNA 960 Conceptual Block Diagram

## TRANSPORT LAYER

The Transport Layer provides message delivery services between client processes running on computers (network "hosts" or "nodes") anywhere in the network.

Client processes are identified by a combination of a network address defining the node and a transport service access point defining the interface point through which the client accesses the transport services. The combined parameters, called the transport address, are supplied by the user for both the local and the remote client processes to be connected.

The iNA 960 transport layer implements two kinds of message delivery services: virtual circuit and datagram. The virtual circuit provides a reliable point-to-point message delivery service ensuring maximum data integrity, and it is fully compatible with the ISO 8073 Class 4 protocol. The datagram service provides a best effort message delivery between client processes requiring less overhead and therefore allowing higher throughput than virtual circuits.

Both the datagram and the virtual circuit services are optional and can be included when configuring iNA 960.

### Virtual Circuit Services

- Reliable Delivery: Data is delivered to the destination in the exact order it was sent by the source, with no errors, duplications or losses, regardless of the quality of service available from the underlying network service.
- Data Rate Matching (flow control): The Transport Layer attempts to maximize throughput while conserving communication subsystem resources by controlling the rate at which messages are sent. That rate is based on the availability of receive buffers at the destination and its own resources.
- Multiple Connection Capability (Process Multiplexing): Several processes can be simultaneously using the Transport Layer with no risk that progress or lack of progress by one process will interfere with others.
- Variable Length Messages: The client software can submit arbitrarily short or long messages for transmittal without regard for the minimum or maximum network service data unit (NSDU) lengths supported by the underlying network services.

- Expedited Delivery (optional). With this service the client can transmit up to 16 bytes of urgent data bypassing the normal flow control. The expedited data is guaranteed to arrive before any normal data submitted afterward.

### Connectionless Transport (Datagram) Service

The datagram service transfers data between client processes without establishing a virtual circuit. The service is a "best effort" capability and data may be lost or misordered. Data can be transferred at one time to a single destination or to several destinations (multicast).

## NETWORK MANAGEMENT FACILITY (NMF)

The network management facility provides the users of the network with planning, operation, maintenance and initialization services described below.

- Planning: This service captures network usage statistics on the various layers to help plan network expansion. Statistics are maintained by the layers themselves and are made available to users via an interface with the NMF.
- Operation: This service allows the user to monitor network functions and to inspect and adjust network parameters. The goal is to provide the tools for performance optimization on the network.
- Maintenance: This service deals with detecting isolating and correcting network faults. It also provides the capability to determine the presence of hosts and the viability of their connection to the network.
- Initialization: NMF provides initialization and remote loading facilities.

Network management provides distributed management of the network; the user can request any of the services to be performed on a remote as well as a local node. The NMF interfaces to every other network layer both to utilize their services and to access their internal data bases.

In support of the above services, the NMF capabilities include layer management, echo testing, limited debugging facilities, and the ability to down line load and dump a remote system.

Layer management deals with manipulating the internal database of a layer. The elements of these data bases are termed objects. Some examples for objects are the number of collisions, retransmission time-out limit, the number of packets sent, and the list of nodes to boot. NMF can examine and modify objects in a layer's data base.

An echo facility is provided. Using this facility the host can determine if a node is present on the network or not, test the communication path to that node and determine whether the remote node is functional.

NMF enables the user to read or write memory in any host present on the network. This feature is provided as an aid to debugging.

NMF can down line load any system present on the network. A simple Data Link protocol is used to ensure reliability. This facility can be used to load databases, to boot systems without local mass storage or to boot a set of nodes remotely, thus ensuring that they have the same version of software, etc.

Dumping is an operation equivalent to memory read from the user's standpoint; however, dumping uses the Data Link facilities while memory read uses the transport facilities.

## EXTERNAL DATA LINK (EDL)

The External Data Link option allows the user to access the functionalities of the Data Link Layer directly instead of having to go through the network and transport layers. This flexibility is useful when the user needs custom higher layer software, or does not need the Network Layer and Transport Layer services (e.g., when sending "best effort" messages, or running customer diagnostics).

Through the EDL the capabilities supporting the lower layers in iNA 960 are made directly available to the user. EDL enables the user to establish and delete data link connections, transmit packets to individual and multiple receivers, and configure the data link software to meet the requirements of the given network environment.

## USER ENVIRONMENT

iNA 960 is designed to run on hardware based on the 8086, 8088 or 80186 microprocessors and the 82586 LAN Coprocessor. The software can be configured to run under iRMX 86 or on a dedicated 8086, 8088 or 80186 processor separately from the host. The following section describes these two operating environments.

### iRMX™ Environment

In this configuration, both the user program and iNA 960 are running under iRMX 86. The communications software is implemented as an iRMX 86 job requiring the nucleus only for most operations. The only exception is the boot server option which also needs the Basic I/O System. iNA 960 will run in any iRMX environment including configurations based on the 80130. See Figure 3 and 4 for an illustration of iNA 960 running under iRMX 86.

### Operating System/Processor Independent Implementation

In those systems where iRMX 86 is not the primary operating system, where off-loading the host of the communications tasks is necessary for performance reasons, or where an existing communications front-end processor configuration is being upgraded, the user may wish to dedicate a processor for communications purposes. iNA 960 can be configured to support such implementations by providing network services on an 8086, 8088 or 80186 processor. Figure 5 depicts the conceptual block diagram of this configuration. The SBC & SXM 552 are MULTIBUS® implementations of this architecture.

This approach provides the component and system designer with an ISO standard communications software building block that can be adapted to his system's needs with a minimum interfacing effort. For added flexibility, iNA 960 provides the user with the alternative of using the included interface module or writing his own module, if necessary.




Figure 3. As an iRMX™ job, iNA 960 uses nucleus calls and, when the Boot Server is present, BIOS calls.




Figure 4. Configuration using ISBC® 186/51, IRMX™ 86 and INA 960.




Figure 5. In the operating system/processor independent implementation INA 960 is running on a dedicated 8086, 8088 or 80186 processor.

**USER INTERFACE**

iNA 960 is designed to run both under iRMX 86 and on a dedicated communications front end processor separately from the host. In both environments, the interface is based on exchanging memory segments called request blocks between iNA 960 and the client. The format and contents of the request blocks remain the same in both configurations; only the request block delivery mechanism changes. See Figure 6 for a simplified interface diagram.

Request blocks are memory segments containing the data to be passed from the user to iNA 960 (commands), or from iNA 960 to the user (responses). The iNA 960 request blocks consist of fixed format fields identical across all user commands and argument fields unique to the individual commands. Refer to Figure 7 for the standard request block format.




Figure 6.

Issuing an iNA 960 command consists of filling in the request block fields and transferring the block to iNA 960 for execution. After processing the command, iNA 960 returns the request block with one of the pre-defined response codes placed in the response code field of the request block. The response code indicates whether the command was executed successfully or whether an error occurred. By examining the response code, the user can take appropriate action for that command.

For iRMX users, iNA 960 also provides a procedural interface option to simplify writing the application software interface. In this case, the allocation and formatting of request blocks are replaced by a procedure call with parameters that specify the user's command options. The procedure execution will create a request block and fill in the appropriate fields from the user's parameter list.

For component users the request block delivery mechanism is the means by which the host processor and the communications processor running iNA 960 software exchange the request blocks. iNA 960 provides three such mechanisms: the MIP (Multibus Inter-process Protocol), the BCB (Base Control Block) and a user-defined mechanism. The MIP interface is included for use in systems already supporting this protocol; the BCB is a simple interface for single host environments, and the user-defined interface accommodates unique application requirements.

<u>FIELDS</u>	<u>WORD/BYTE</u>	
Reserved (2)	WORD	} <b>FIXED FORMAT FIELDS</b>  (same for all commands)
Length	BYTE	
User I.D.	WORD	
Response Port	BYTE	
Return Mailbox Token	WORD	
Segment Token	WORD	
Subsystem	BYTE	
Opcode	BYTE	
Response Code	WORD	
<b>Arguments</b>	<b>BYTE</b>	} <b>ARGUMENTS</b>  (changes by command)
.	.	
.	.	

Figure 7. iNA 960 Request Block Format

## Transport Layer User Interface

The following table summarizes the user commands and the corresponding transport layer responses.

Command	Function
1. OPEN	Allocates memory for the connection data base of a virtual circuit (or connection) to be established. The connection database contains data concerning the connection.
2. SEND CONNECT REQUEST	Requests connection to a fully specified remote transport address using specified ISO connection negotiation options.
3. AWAIT CONNECT REQUEST TRAN	Indicates that the transport client is willing to consider incoming connection requests based on pre-established acceptance criteria.
4. AWAIT CONNECT REQUEST USER	Indicates that the transport client is willing to consider incoming connection requests. If the request meets the address and negotiation option criteria, it is passed to the client for further consideration.
5. ACCEPT CONNECT REQUEST	Indicates that the connection requested by a remote transport service is accepted by the client.
6. SEND DATA or SEND EOM DATA	With this command, the client requests the transmission of the data in the buffers using the normal delivery service of the specified connection.  The SEND EOM DATA command signals that the end of the data marks the end of the transport service data unit.
7. RECEIVE DATA	Posts normal receive data buffers for a specific connection or for a buffer pool used by a class of connections.
8. SEND EXPEDITED DATA	Transmits up to 16 bytes of data using the expedited delivery service. The expedited data is guaranteed to arrive at the destination before any normal data submitted afterward.
9. RECEIVE EXPEDITED DATA	Posts receive data buffers for expedited delivery for a specific connection or for a pool of buffers used by a class of connections.
10. CLOSE	Terminates an existing connection or rejects an incoming connection request. Any normal or expedited data queued up to be sent will not be sent.
11. AWAIT CLOSE	Requests notification of the client of the termination of a specified connection.
12. SEND DATAGRAM	Requests transmission of the data in the buffers using the transport datagram service.
13. RECEIVE DATAGRAM	Posts a receive buffer for a specific receiver or a class of receivers to receive data from a transport datagram.



**Network Management Layer User Interface**

<b>Command</b>	<b>Function</b>
1. READ OBJECT	Returns the value of the specified object to the client.
2. SET OBJECT	Sets the value of an object as specified by the client.
3. READ AND CLEAR OBJECT	Returns the value of the specified object to the client then clears the object.
4. ECHO	This function is used to determine the presence of a node, to test the communication path to the node and to ascertain the viability and functionality of the remote host addressed.
5. UP LINE DUMP	Requests a remote node to dump a specified memory area.
6. READ MEMORY	Reads memory of the specified network node.
7. SET MEMORY	Sets memory of the specified network node.
8. FORCE LOAD	Causes a node to attempt a remote load from another node.

**External Data Link Interface**

<b>Command</b>	<b>Function</b>
1. CONNECT	With this command the client establishes a data link connection.
2. DISCONNECT	Eliminates a previously established connection.
3. TRANSMIT	Transmits data contained in buffers specified by the client.
4. POST RECEIVE PACKET DESCRIPTOR	Allocates memory for maintaining records on receive data buffers. Also may be used to allocate memory for buffering receive data.
5. POST RECEIVE BUFFER	Allocates memory for buffering receive data.
6. ADD MULTICAST ADDRESS	Adds an address to the list of data link multicast addresses.
7. REMOVE MULTICAST ADDRESS	Removes an address from the list of data link multicast addresses.
8. SET DATA LINK I.D.	Sets up a unique data link I.D. for the station.

**CONFIGURING iNA 960**

In order to adapt iNA 960 to his specific application, the user must configure the software to define the desired functions, to select the appropriate interface, to set the layer parameters and to set up for the required hardware configuration.

There are a number of capability combinations the user may elect to implement in his application. At the transport layer level the options are: virtual circuit service with or without expedited delivery, or datagram service, or both. At the data link level, the user may include or exclude the External Data Link interface.

The Network Management Facility is also optional.

When it is configured in, the user may also include the boot server module. These capabilities can be made available simply by linking in the corresponding software modules. The interface options are also implemented in a modular fashion; the user links in the desired module to set up for the iRMX 86 or the operating system independent configurations.

Layer parameters and configuration options are first edited into layer configuration files, then assembled and linked into iNA 960. Layer parameters adjust the network's operation to match the usage pattern and the available resources. For example, within the Transport Layer, the flow control parameters, the retransmission timer parameters, the transport data base parameters, etc. can be set via this process.




Figure 8. The Configuration Process for iNA 960

The user also sets up for the required hardware configuration, such as port addresses and interrupt levels, during this process. For the flow diagram of configuring iNA 960, refer to Figure 8.

## SPECIFICATIONS

### Hardware Supported:

- iSBC 186/51 Communicating Computer
- SBC 552 COMMengine
- SXM 552 Transport Engine (runs with preconfigured transport software)
- Custom designs based on 8086, 8088 and 80186 microprocessors and the 82586 Local Communications Controller.

### Typical Throughput at transport:

Environments:	
186 51 and iRMX 86	50K to 200K bytes sec
Dedicated 80186 82586 COMMengine	100K to 300K bytes sec

### Memory Requirements: (in bytes)

Base System	12K plus configurable Buffer Memory
Normal Virtual Circuit Option	18K plus configurable Buffer Memory
Expedited Delivery Option	2K
Datagram Option	3K plus Data Base Memory
Net Management Option	1K to 5K
External Data Link Option	5K
Boot Server Option	5K

### Available Literature/ Reference Materials:

- iNA 960 Programmer's Reference Manual (11 83)
- iSBC 186/51 Data Sheet (Now)
- iSBC 186/51 Hardware Reference Manual (11 83)

## ORDERING INFORMATION

The following is a list of ordering options for the iNA 960 Transport Software. All options include a full year of update service that provides a periodic NEWSLETTER, Software Problem Report Service, and copies of system updates that occur during this period. All of the object code options listed are available on either ISIS or RMX compatible double density diskettes.

As with all Intel software, purchase of any of these options requires the execution of a standard Intel Master Software License. The specific rights granted to users depend on the specific option and the License signed.

Order Code	Description
iNA 960 YRO	OEM object code license requiring the payment of incorporation fees for each derivative work based on iNA 960; ISIS and RMX formatted diskettes
iNA 960 YST	Object code license to use the product at a second site or facility; ISIS and RMX formatted diskettes
iNA 960 YBY	Object code buy-out license requiring no further payment of incorporation fees; ISIS and RMS formatted diskettes
iNA 960 YSU	Object code single use license only; ISIS and RMS formatted diskettes
iNA 960 ESR	License for machine readable source code if iNA 960. RMX and 51V formatted diskettes
iNA 960 LST	Source listing of iNA 960 provided on microfiche under a special source code license agreement
iNA 960 RF	Order code for the payment of incorporation fees

---

# Communication Controller Boards

---

**12**






## iSBC® 88/45 ADVANCED DATA COMMUNICATIONS PROCESSOR BOARD

- Three HDLC/SDLC half/full-duplex communication channels — optional ASYNC/SYNC on two channels
- Supports RS232C (including modem support), CCITT V.24, or RS422A/449 interfaces
- On-board DMA supports 800K baud operation
- Self-clocking NRZI SDLC loop data link interface
  - point-to-point
  - multidrop
- Software programmable baud rate generation
- iAPX 88/10 (8088-2) Microprocessor operates at 8 MHz
- iSBC® 337 Numeric Data Processor option supported
- 16K bytes static RAM (12K bytes dual-ported)
- Four 28-pin JEDEC sites for EPROM/RAM expansion; four additional 28-pin JEDEC sites added with iSBC® 341 board
- Two iSBX™ bus connectors
- MULTIBUS® interface supports Multimaster configuration

The iSBC 88/45 Advanced Data Communications Processor (ADCP) Board adds 8 MHz, iAPX 88/10 (8088-2) 8-bit microprocessor-based communications flexibility to the Intel line of OEM microcomputer systems. The iSBC 88/45 ADCP board offers asynchronous, synchronous, SDLC, and HDLC serial interfaces for gateway networking or general purpose solutions. The iSBC 88/45 ADCP board provides the CPU, system clock, EPROM/RAM, serial I/O ports, priority interrupt logic, and programmable timers to facilitate higher-level application solutions.



The following are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, CREDIT, Index, Insite, Inteltec, Library Manager, Megachassis, Micromap, MULTIBUS, PROMPT, UPI, Scope, Promware, MCS, ICE, iRMX, iSBC, iSBX, MULTIMODULE and iCS. Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

## FUNCTIONAL DESCRIPTION

### Three Communication Channels

Three programmable HDLC/SDLC serial interfaces are provided on the iSBC 88/45 ADCP board. The SDLC interface is familiar to IBM system and terminal equipment users. The HDLC interface is known by users of CCITT's X.25 packet switching interface.

One channel utilizes an Intel 8273 controller to manage the serial data transfers. Accepting the 8-bit data bytes from the local bus, the 8273 controller translates the data into the HDLC/SDLC format. The channel operates in half/full-duplex mode.

In addition to the synchronous mode, the 8273 controller operates asynchronously with NRZI encoded data which is found in systems such as the IBM 3650 Retail Store System. An SDLC loop configuration using iSBX 352 and iSBC 88/45 products is shown in Figure 1.

The two additional channels utilize the Intel 8274 Multi-Protocol Serial Controller (MPSC). The MPSC provides two independent half/full-duplex serial channels which provide asynchronous, synchronous, HDLC or SDLC protocol operations. The sync and async protocol operations are commonly used to communicate with inexpensive terminals and systems.

The three serial channels of the iSBC 88/45 ADCP board offer communications capability to manage a gateway application. The gateway application, as shown in Figure 1, manages diverse protocol requirements for data movement between channels. Typical protocol management software layers im-

plemented by the user include SNA terminal interfaces to IBM systems.

### On-Board DMA

For high-speed communications, one MPSC channel has a DMA capacity to support an 800K baud rate. The second channel attached to the MPSC is capable of simultaneous 800K baud operation when configured with DMA capability, but is connected to an RS232C interface which is defined as 20K baud maximum. Figure 2 shows an RS422A/449 multidrop application which supports high-speed operation.

### Interfaces Supported

The iSBC 88/45 ADCP board provides an excellent foundation to support these electrical and diverse software drivers protocol interfaces. The control lines, serial data lines, and signal ground lines are brought out to the three double-edge connectors. Figure 3 shows the cable to connector construction. Two connectors are pre-configured for RS422A/449. All three channels are configurable for RS232C/CCITT V.24 interfaces as shown in Table 1.

Table 1. iSBC® 88/45 Supported Configurations

Connection	Synchronous		Asynchronous	
	Modem	Direct	Modem*	Direct
point-to-point	X**	X	X	X
multidrop	X	X	X	X
loop	N.A.	N.A.	C (only)	C (only)

\* Modem should not respond to break.

\*\* Channels A, B, and C denoted by X.




Figure 1. iSBC® 88/45 Gateway Processor Example






Figure 2. Synchronous Multidrop Network Configuration Example - RS422A





Figure 3. Cable Construction and Installation for RS232C and RS422A/449 Interface

### Self Clocking Point-To-Point Interface


The iSBC 88/45 ADCP board is used in an asynchronous mode interface when configured as shown in Figure 4. The point-to-point RS232C example uses the self-clocking mode interface for NRZI encoding/decoding of data. The digital phase-lock loop allows operation of the interface in either half/duplex or full/duplex implementation with or without modems.



**Figure 4. Self-Clocking or Asynchronous Point-to-Point Modem Interface Configuration Example - RS232C**

### Synchronous Point-To-Point Interface

Figure 5 shows a synchronous point-to-point mode of operation for the iSBC 88/45 ADCP board. This RS232C example uses a modem to generate the receive clock for coordination of the data transfer. The iSBC 88/45 ADCP board generates the transmit synchronizing clock for synchronous transmission.



**Figure 5. Synchronous Point-to-Point Modem Interface Configuration Example - RS232C**

### Central Processing Unit

The central processor for the iSBC 88/45 Advanced Data Communications Processor board is Intel's 8088 microprocessor operating at 8 MHz. The microprocessor interface to other functions is

illustrated in Figure 6. The microprocessor architecture is designed to effectively execute the application and networking software written in higher-level languages.

This architectural support includes four 16-bit byte addressable data registers, two 16-bit memory base pointer registers and two 16-bit index registers. These registers are addressable through 24 different operand addressing modes for comprehensive memory addressing and for high-level language data structure manipulation.

The stack-oriented architecture readily supports Intel's iRMX executives and iMMX multiprocessing software. Both software packages are designed for modular application programming. Facilitating the fast inter-module communications, the 4-byte instruction queue supports program constructs needed for real-time systems.

Since programs are segmented between pure procedure and data, four segment registers (code, stack, data, extra) are available for addressing 1 megabyte of memory space. These registers contain the offset values used to address a 64K byte segment. The registers are controlled explicitly through program control or implicitly by high-level language functions and instructions.

The real-time system software can also utilize the programmable timers as shown in Table 2 and various interrupt control modes available on the ADCP board to have responsive and effective application solutions.

**Table 2. Programmable Timer Functions**

Function	Operation
Interrupt on Terminal Count	An interrupt is generated on terminal count being reached. This function is useful for generation of real-time clocks.
Rate Generator	Divide by N counter. Based on the input clock period, the output pulse remains low until the count is expired.
Square Wave Generator	Output remains high for one-half the count, goes low for the remainder of the count.
Software Triggered Strobe	Output remains high until count expires, then goes low for one clock period.

### Numeric Data Processor Extension

The 8088 instruction set includes 8-bit and 16-bit signed and unsigned arithmetic operators for bi-

nary, BCD, and unpacked ASCII data. For enhanced numerics processing capability, the iSBC 337 MULTIMODULE Numeric Data Processor extends the 8088 architecture and data set<sup>1</sup>.

The extended numerics capability includes over 60 numeric instructions offering arithmetic, trigonometric, transcendental, logarithmic, and exponential instructions. Many math-oriented applications utilize the 16-, 32-, and 64-bit integer, 32- and 64-bit floating point, 18-digit packed BCD, and 80-bit temporary data types.

### 16K Bytes Static Ram

The iSBC 88/45 ADCP board contains 16K bytes of high-speed static RAM, with 12K bytes dual-ported which is addressable from other MULTIBUS devices. When coupled with the high-speed DMA capability of the iSBC 88/45 ADCP board, the dual-ported memory provides effective data communication buffers. The dual-ported memory is useful for interprocessor message transfers.

<sup>1</sup> The iSBC 337 board requires the iSBC 88/45 ADCP board be jumpered to provide 4 MHz operation.

### Interrupt Capability

The iSBC 88/45 ADCP board provides nine vectored interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line. The additional eight interrupt levels are vectored via the Intel 8259A Programmable Interrupt Controller (PIC). As shown in Table 3, four priority processing modes are available to match interrupt servicing requirements. These modes and priority assignments are dynamically configurable by the system software.

Table 3. Programmable Interrupt Modes

Mode	Operation
Nested	Interrupt request line priorities fixed; interrupt 0 is the highest and 7 is the lowest.
Auto-Rotating	The interrupt priority rotates; once an interrupt is serviced it becomes the lowest priority.
Specific Priority	System software assigns lowest level priority. The other levels are sequenced based on the level assigned.
Polled	System software examines priority interrupt via interrupt status register.




Figure 6. Block Diagram of the iSBC® 88/45 ADCP Board

## Interrupt Request Generation

Listed in Table 4 are the devices and functions supported by interrupts on the iSBC 88/45 ADCP board. All interrupt signals are brought to the interrupt jumper matrix. Any of the 23 interrupt sources are strapped to the appropriate 8259A PIC request level. The PIC resolves requests according to the software selected mode and, if the interrupt is unmasked, issues an interrupt to the CPU.

## EPROM/RAM Expansion

In addition to the on-board RAM, the iSBC 88/45 ADCP board provides four 28-pin JEDEC sockets for EPROM expansion. By using 2764 EPROMs, the board has 32K bytes of program storage. Three of the JEDEC standard sockets also support byte-wide static RAMs or iRAMs; using 8K x 8 static RAMs provides an additional 24K bytes of RAM.

Inserting the optional iSBC 341 MULTIMODULE EPROM expansion board onto the iSBC 88/45 ADCP board provides four additional 28-pin JEDEC sites. This expansion doubles the available program storage or extends the RAM capability by 32K bytes.

## iSBX™ MULTIMODULE™ Expansion

Two 8-bit iSBX MULTIMODULE connectors are provided on the iSBC 88/45 microcomputer. Through these connectors, additional iSBX functions extend the I/O capability of the microcom-

puter. The iSBX connectors provide the necessary signals to interface to the local bus.

In addition to specialized or custom designed iSBX boards, the customer has a broad range of Intel iSBC MULTIMODULEs available, including parallel I/O, analog I/O, IEEE 488 GPIB, floppy disk, magnetic bubbles, video, and serial I/O boards.

The serial I/O MULTIMODULE boards include the iSBX 351 (one ASYNC/SYNC serial channel) the iSBX 352 (one HDLC/SDLC serial channel) and the iSBX 354 (two SYNC/ASYNC, HDLC/SDLC serial channels) boards. Adding two iSBX 352 MULTIMODULE boards to the iSBC 88/45 ADCP provides a total of five HDLC/SDLC channels.

## MULTIBUS® Multimaster Capabilities

### OVERVIEW

The MULTIBUS system is Intel's industry standard microcomputer bus structure. Both 8- and 16-bit single board computers are supported on the MULTIBUS structure with 24 address and 16 data lines. In addition to expanding functions contained on a single board computer (e.g., memory and digital I/O), the MULTIBUS structure allows very powerful distributed processing configurations with multiple processors, intelligent slaves, and peripheral boards.

### Multimaster Capability

The iSBC 88/45 ADCP board provides full MULTIBUS arbitration control logic. This control

**Table 4. Interrupt Request Sources**

Device	Function	No. of Interrupts
MULTIBUS* Interface	Select 1 interrupt from MULTIBUS* resident peripherals or other CPU boards	8
8273 HDLC/SDLC Controller	Transmit buffer empty and receive buffer full	2
8274 HDLC/SDLC SYNC/ASYNC Controller	Software examines register for status of communication operation	1
8254-Timer	Counter 2 of both PIT devices	2
iSBX™ Connectors	Function determined by iSBX™ MULTIMODULE™ Board (2 interrupts per socket)	4
Bus Fail Safe Timer	Indicates MULTIBUS* addressed device has not responded to command within 4 msec	1
Power Line Clock	Source of 60 MHz signal from power supply	1
Bus Flag Interrupt	Flag interrupt in byte location 1000H signals board reset or data handling request	2
iSBC* 337 Board	Numeric Data Processor generated status information	1
8237A-5	Signals end of 8237 DMA operation	1

logic allows up to three iSBC 88/45 ADCP boards or other bus masters, including iSBC 286, iSBC 86 and iSBC 86 family boards to share the system bus using a serial (daisy chain) priority scheme. By using an external parallel priority decoder, the MULTIBUS system bus could be shared among sixteen masters.

The Intel standard MULTIBUS Interprocessor Protocol (MIP) software, implemented as the Intel iMMX 800 package for iRMX 86 and iRMX 88 Real-Time Executives, fully supports multiple 8-and 16-bit distributed processor functions. The software manages the message passing protocol between microprocessors.

### System Development Capabilities

The application development cycle for an iSBC 88/45 ADCP board is reduced and simplified through the usage of several Intel tools. The tools include the Intellec Series Microcomputer Development System, the ICE-88 In-Circuit Emulator, the iSDM 86 debug monitor software, and the iRMX 86 and iRMX 88 run-time support packages.

The Intellec Series Microcomputer Development System offers a complete development environment for the iSBC 88/45 software. In addition to the operating system, assembler, utilities and application debugger features provided with the system, the user optionally can utilize higher-level languages like PL/M, PASCAL, and FORTRAN.

The ICE-88 In-Circuit Emulator provides a link between the Intellec system and the target iSBC 88/45-based system for code loading and execution. The ICE-88 package assists the developer with the debugging and system integrating processes.

### Run-Time Building Blocks

Intel offers run-time foundation software to support applications which range from general purpose to high-performance solutions. The iRMX 88 Real-time Multitasking Executive provides a multi-tasking structure which includes task scheduling, task management, intertask communications, and interrupt servicing for high-performance applications. The highly configurable modules make the system tailoring job easier whether one uses the compact executive or the complete executive with its variety of peripheral devices supported.

The iRMX 86 Operating System provides a very rich set of features and options to support sophisticated applications solutions. In addition to supporting real-time requirements, the iRMX 86 Operating System has a powerful, but easy-to-use human interface. When added to the sophisticated I/O system, the iRMX 86 Operating System is readily extended to support assembler, PL/M, PASCAL, and FORTRAN software development environments. The modular building block software lends itself well to customized application solutions.

## SPECIFICATIONS

### Word Size

**Instruction** — 8, 16, 24, or 32 bits  
**Data** — 8 or 16 bits

### System Clock

**8 MHz** — ± 0.1%

**NOTE:** Jumper selectable for 4 MHz operation with iSBC 337 Numeric Data Processor module or ICE-88 product.

### Cycle Time

**Basic Instruction Cycle at 8.00 MHz** — 1.25 μsec, 250 nsec (assumes instruction in the queue)

**NOTE:** Basic instruction cycle is defined as the fastest instruction time (i.e., two clock cycles).

### Memory Cycle Time

**RAM** — 500 nsec (no wait states)  
**EPROM** — jumper selectable from 500 nsec to 625 nsec.

### On-Board RAM\* —

K Bytes	Hex Address Range
16 (total)	0000-3FFF
12 (dual-ported)	1000-3FFF

\* Four iSBC 88/45 EPROM sockets support JEDEC 24/28-pin standard EPROMs and RAMs (3 sockets); iSBC 341 (4 sockets)

### Environmental Characteristics

**Temperature** — 0-55 °C, free moving air across the base board and MULTIMODULE board

**Humidity** — 90%, non-condensing

### Physical Characteristics

**Width** — 30.48 cm (12.00 in)  
**Length** — 17.15 cm (6.75 in)  
**Height** — 1.50 cm (0.59 in)  
**Weight** — 6.20 gm (22 oz)

## Memory Capacity/Addressing

### On-Board EPROM\* —

Device	Total K Bytes	Hex Address Range
2716	8	FE000-FFFF
2732A	16	FC000-FFFF
2764	32	F8000-FFFF
27128	64	F0000-FFFF

### With optional ISBC® 341 MULTIMODULE™ EPROM —

Device	Total K Bytes	Hex Address Range
2716	16	FC000-FFFF
2732A	32	F8000-FFFF
2764	64	F0000-FFFF
27128	128	E0000-FFFF

\* Four ISBC 88/45 EPROM sockets support JEDEC 24/28-pin standard EPROMs and RAMs (static and iRAM, 3 sockets); ISBC 341 sockets also support EPROMs and RAMs.

Timer Input Frequency — 8.00 MHz  $\pm$  0.1%

## Interfaces

ISBX™ Bus — All signals TTL compatible

### Serial RS232C Signals —

CTS	CLEAR TO SEND
DSR	DATA SET READY
DTE TXC	TRANSMIT CLOCK
DTR	DATA TERMINAL READY
FG	FRAME GROUND
RTS	REQUEST TO SEND
RXC	RECEIVE CLOCK
RXD	RECEIVE DATA
SG	SIGNAL GROUND
TXD	TRANSMIT DATA

### Serial RS422A/449 Signals —

CS	CLEAR TO SEND
DM	DATA MODE
RC	RECEIVE COMMON
RD	RECEIVE DATA
RS	REQUEST TO SEND
RT	RECEIVE TIMING
SC	SEND COMMON
SD	SEND DATA
SG	SIGNAL GROUND
TR	TERMINAL READY
TT	TERMINAL TIMING

## Electrical Characteristics

DC Power Dissipation — 28.3 Watts

### DC Power Requirements —

Configuration	Current Requirements (all voltages $\pm$ 5%)		
	+ 5V	+ 12V	- 12V
without EPROM <sup>1</sup>	5.1A	20 mA	20 mA
with 8K EPROM (using 2716)	+ 0.14A	—	—
with 16K EPROM (using 2732A)	+ 0.20A	—	—
with 32K EPROM (using 2764)	+ 0.24A	—	—
with 64K EPROM (using 27128)	+ 0.24A	—	—

NOTE 1: AS SHIPPED - no EPROMs in sockets, no ISBC 341 module. Configuration includes terminators for two RS422A/449 and one RS232C channels.

## Serial Communication Characteristics

Channel	Device	Supported Interface	Max. Baud Rate
A	8274 <sup>1</sup>	RS442A/449 RS232C CCITT V.24	800K SDLC/HDLC 125K Synchronous 50K Asynchronous
B	8274	RS232C CCITT V.24	125K Synchronous <sup>2</sup> 50K Asynchronous
C	8273 <sup>3</sup>	RS442A/449 RS232C CCITT V.24	64K SDLC/HDLC <sup>3</sup> 9.6K SELF CLOCKING

### NOTES:

- 8274 supports HDLC/SDLC/SYNC/ASYNCR multiprotocol
- Exceed RS232C/CCITT V.24 rating of 20K baud
- 8273 supports HDLC/SDLC

### BAUD RATE EXAMPLES (Hz)

8254 Timer Divide Count N	Synchronous K Baud	Asynchronous		
		$\div$ 16 K Baud	$\div$ 32 K Baud	$\div$ 64 K Baud
10	800	50.0	25.0	12.5
26	300	19.2	9.6	4.8
31	256	16.1	8.06	4.03
52	154	9.6	4.8	2.4
104	76.8	4.8	2.4	1.2
125	64	4.0	2.0	1.0
143	56	3.5	1.7	.87
167	48	3.0	1.5	.75
417	19.2	—	—	—
833	9.6	—	—	—
EQUATION	$\frac{8,000,000}{N}$	$\frac{500K}{N}$	$\frac{250K}{N}$	$\frac{125K}{N}$

**SERIAL INTERFACE CONNECTORS**

Interface	Mode <sup>1</sup>	MULTIMODULE™ Edge Connector	Cable	Connector
RS232C	DTE	26-pin <sup>4</sup> , 3M-3462-0001	3M <sup>2</sup> -3349/25	25-pin <sup>6</sup> , 3M-3482-1000
RS232C	DCE	26-pin <sup>4</sup> , 3M-3462-0001	3M <sup>2</sup> -3349/25	25-pin <sup>6</sup> , 3M-3483-1000
RS449	DTE	40-pin <sup>5</sup> , 3M-3464-0001	3M <sup>3</sup> -3349/37	37-pin <sup>7</sup> , 3M-3502-1000
RS449	DCE	40-pin <sup>5</sup> , 3M-3464-0001	3M <sup>3</sup> -3349/37	37-pin <sup>7</sup> , 3M-3503-1000

**NOTES:**

1. DTE — Data Terminal Equipment mode (male connector); DCE — Data Circuit Equipment mode (female connector) requires line swaps.
2. Cable is tapered at one end to fit the 3M-3462 connector.
3. Cable is tapered to fit 3M-3464 connector.
4. Pin 26 of the edge connector is not connected to the flat cable.
5. Pins 38, 39, and 40 of the edge connector are not connected to the flat cable.
6. May be used with the cable housing 3M-3485-1000.
7. Cable housing 3M-3485-4000 may be used with the connector.

**Line Drivers (supplied)**

Device	Characteristic	Qty	Installed
1488	RS232C	3	1
1489	RS232C	3	1
3486	RS422A	2	2
3487	RS422A	2	2

**Reference Manual**

**143824** — iSBC 88/45 Advanced Data Communications Processor Board Hardware Reference Manual (not supplied).

Reference manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051

**ORDERING INFORMATION**
**Part Number Description**


SBC 88/45      8-bit 8088-based Single Board Computer with 3 HDLC/SDLC serial channels



## iSBC® 188/48 ADVANCED COMMUNICATING COMPUTER

- **iSBC® Single Board Computer or Intelligent Slave Communication board**
- **8 Serial Communications channels, expandable to 12 channels on a single MULTIBUS® board**
- **6 MHz 80188 Microprocessor**
- **Supports RS232C interface on 6 channels, RS422A/449 or RS232C interface configurable on 2 channels**
- **Supports Async, Bisync HDLC/SDLC, on-chip baud rate generation, half/full-duplex, NRZ, NRZI or FM encoding/decoding**
- **7 on-board DMA channels for serial I/O, 2 80188 DMA channels for ISBX™ MULTIMODULE™ board**
- **MULTIBUS® Interface for system expansion and Multimaster configuration**
- **2 iSBX™ connectors for low cost I/O expansion**
- **64K Bytes Dual-ported RAM expandable to 192K Bytes with Parity using the iSBC® 307 RAM MULTIMODULE™ board**
- **2 28-pin JEDEC PROM sites expandable to 6 sites with the iSBC® 341 MULTIMODULE™ board for a maximum of 192K Bytes EPROM**
- **Resident firmware to handle up to 12 RS232C Async lines**

The iSBC® 188/48 Advanced Communicating Computer (COMMputer™) is an intelligent 8-channel single board computer. This iSBC board adds 6MHz 80188 microprocessor-based communications flexibility to the Intel line of OEM microcomputer systems. Acting as a stand-alone CPU or intelligent slave for communication expansion, this board provides a high performance, low-cost solution for multi-user systems. The features of the iSBC 188/48 board are uniquely suited to manage higher-layer protocol requirements needed in today's data communications applications. This single board computer takes full advantage of Intel's VLSI technology to provide state-of-the-art, economic, computer-based solutions for OEM communications-oriented applications.



Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.



**OPERATING ENVIRONMENT**

The iSBC 188/48 COMMputer™ features have been designed to meet the needs of numerous communications applications. Typical applications include:

1. Terminal/cluster controller
2. Front-end processor
3. Stand-alone communicating computer

**Terminal/cluster controller**


A terminal/cluster controller concentrates communications in a central area of a system. Efficient handling of messages coming in or going out of the system requires sufficient buffer space to store messages and high speed I/O channels to transmit messages. More sophisticated applications, such as cluster controllers, also require character and format conversion capabilities to allow different types of terminals to be attached.

The iSBC 188/48 Advanced Communicating Computer is well suited for multi-terminal systems (See Figure 1). Up to 12 serial channels

can be serviced in multi-user or cluster applications by adding two iSBX 354 MULTIMODULE boards. The dual-port RAM provides a large on-board buffer to handle incoming and outgoing messages at data rates up to 19.2K Baud. Two channels are supported for continuous data rates greater than 19.2K Baud. Each serial channel can be individually programmed for different Baud rates to allow system configurations with differing terminal types. The firmware supplied on the iSBC 188/48 board supports up to 12 asynchronous RS232C serial channels, provides modem control and performs power-up diagnostics. The high performance of the on-board CPU provides intelligence to handle protocols and character handling typically assigned to the system CPU. This distribution of intelligence results in optimizing system performance by releasing the system CPU of routine tasks.

**Front-end Processor**

A front-end processor off-loads a system's central processor of tasks such as data manipulation and text editing of characters collected from the attached terminals. A variety of terminals require flexible terminal interfaces. Program code



**Figure 1. Terminal/Cluster Controller Application**

is often dynamically down-loaded to the front-end processor from the system CPU. Downloading code requires sufficient memory space for protocol handling and program code. Flow control and efficient handling of interrupts require an efficient operating system to manage the hardware and software resources.

The ISBC 188/48 board features are designed to provide a high performance solution for front-end processor applications (see Figure 2). A large amount of random access memory is provided for dynamic storage of program code. In addition, local memory sites are available for storing routine programs such as X.25, SNA or bisync protocol software. The serial channels can be configured for links to mainframe systems, point-to-point terminals, modems or multi-drop configurations.

**STAND-ALONE COMMputer™ APPLICATION**

A stand-alone communicating computer is a complete computer system. The CPU is capable of managing the resources required to meet the needs of multi-terminal, multi-protocol applications. These applications typically require

multi-terminal support, floppy disk control, local memory allocation, and program execution and storage.

To support stand-alone applications, the ISBC 188/48 COMMputer board uses the computational capabilities of an on-board CPU to provide a high-speed solution controlling 8 to 12 channels of serial I/O (see Figure 3). The local memory available is large enough to handle special purpose code, execution code and routine protocol software. The MULTIBUS interface can be used to access additional system functions. Floppy disk control and graphics capability can be added to the iSBC stand-alone computer through the iSBX connectors.

**ARCHITECTURE**

The four major functional areas are Serial I/O, CPU, Memory and DMA. These areas are illustrated in Figure 4.

**Serial I/O**

Eight HDLC/SDLC serial interfaces are provided on the ISBC 188/48 board. The serial interface can be expanded to 12 channels by adding 2




Figure 2. Front-end Processor Application

ISBX 354 MULTIMODULE boards. The HDLC/SDLC interface is compatible with IBM system and terminal equipment and with CCITT's X.25 packet switching interface.

Four 82530 Serial Communications Controllers (SCC) provide eight channels of half/full duplex serial I/O. Six channels support RS232C interfaces. Two channels are RS232C/422/449 configurable and can be tri-stated to allow multidrop networks. The 82530 component is designed to satisfy several serial communications requirements: asynchronous, byte-oriented synchronous, and bit-oriented synchronous (HDLC/SDLC) modes. The increased capability at the serial controller point results in off-loading the CPU of tasks formerly assigned to the CPU or its associated hardware. Configurability of the 82530 allows the user to configure it to handle all asynchronous data formats regardless of data size, number of start and stop bits, or parity requirements. An on-chip Baud rate generator allows independent Baud rates on each channel.

The clock can be generated either internally with the SCC chip, with an external clock or via the NRZ1 clock encoding mechanism.

All eight channels can be configured as Data Terminal Equipment (DTE) or Data Communication Equipment (DCE). Table 1 lists the interfaces supported.

**Central CPU**

The 80188 central processor component provides high performance, flexibility and powerful processing power. The 80188 component is a highly integrated microprocessor with an 8-bit data bus interface and a 16-bit internal architecture to give high performance. The 80188 is upward compatible with 8086 and 80186 software.

The 80188/82530 combination with on-board PROM/EPROM sites, and dual-port RAM provide the intelligence and speed to manage multi-user, multi-protocol communications operations.

**Memory**

There are two areas of memory on-board: dual-port RAM and universal site memory. The ISBC 188/48 board contains 64K bytes of dual-port




Figure 3. Stand-alone COMmputer™ Application

RAM that is addressable by the 80188 on-board. The dual-port memory is configurable anywhere in a 16M Byte address space on 64K Byte boundaries as addressed from the MULTIBUS port. Not all of the 64K bytes are visible from the MULTIBUS side. The amount of dual-port memory visible to the MULTIBUS side can be set (with jumpers) to none, 16K bytes, or 48K bytes. The on-board RAM is expandable to a total of 192K bytes with parity by adding the iSBC 307 MULTIMODULE board. In a multiprocessor system these features provide local memory for each processor and shared system memory configurations where the total system memory size can exceed one megabyte without addressing conflicts.

The second area of memory is universal site memory providing flexible memory expansion. Two 28-pin JEDEC sockets are provided. One of these sockets is used for the resident firmware as described in the FIRMWARE section on Page 7.

The default configuration of the board supports 16K Byte EPROM devices such as the Intel 27128 component. However, these sockets can contain ROM, EPROM, Static RAM, or EEPROM. Both sockets must contain the same type of component (i.e. as the

first socket contains an EPROM for the resident firmware, the second must also contain an EPROM with the same pinout). Up to 32K bytes can be addressed per socket giving a maximum universal site memory size of 64K bytes. By using the iSBC 341 MULTIMODULE board, a maximum of 192K bytes of universal site memory is available. This provides sufficient memory space for on-board network or resource management software.

Table 1. iSBC® 188/48 Interface Support

Connection	Synchronous	Asynchronous
	Modem or Direct	Modem or Direct
Point-to-point	X**	X
Multidrop	Channels 0 and 1	Channels 0 and 1
Loop	X	N/A

\*\* All 8 channels are denoted by X.

**On-Board DMA**

Seven channels of Direct Memory Access (DMA) are provided between serial I/O and on-board




Figure 4. Block Diagram of iSBC 188/48 Board

dual-port RAM by two 8237-5 components. Each of channels 0,1, 2, 3, 5, 6, and 7 is supported by their own DMA line. Serial channels 0 and 1 are configurable for full duplex DMA. Configuring the full duplex DMA option for Channels 0 and 1 would require Channels 2 and 3 to be interrupt driven or polled. Channel 4 is interrupt driven or polled only.

Two DMA channels are integrated into the iAPX 188 processor. These additional channels can be connected to the iSBX interfaces to provide DMA capability to iSBX MULTIMODULE boards such as the iSBX 218A Floppy Disk Controller MULTIMODULE board.

## OPERATING SYSTEM SUPPORT

Release 6 of the iRMX 86 Operating System provides a rich set of features and options to support sophisticated stand-alone communications applications on the iSBC 188/48 Advanced Communicating Computer. In addition to supporting real-time requirements, the iRMX 86 Operating System Release 6 has a powerful, yet easy to use human interface. Services provided by the iRMX 86 Operating System include facilities for executing programs concurrently, sharing resources and information, servicing asynchronous events and interactively controlling system resources and utilities. The iRMX 86 Operating System is readily extended to support assembler, PL/M, PASCAL, and FORTRAN software development environments. The modular building block software lends itself well to customized application solutions. If the iSBC 188/48 is acting as an intelligent slave in a system environment, an iRMX 86 driver resident in the host CPU can be written by following the examples in Application Note 86, "Using the iRMX86 Operating System".

The iSDM™ 86 System Debug Monitor supports target system debugging for the iSBC 188/48 Advanced Communicating COMMputer board. The monitor contains the necessary hardware, software and documentation required to interface the iSBC 188/48 target system to an Intel Microcomputer Development System for debugging application software.

The XENIX\* 286 Operating System, Release 2, is a fully-licensed adaptation of the Bell Laboratories System III UNIX\* Operating System. The XENIX system is an interactive, protected, multi-user, multi-tasking operating system with a powerful, flexible human interface. Release 2 of XENIX 286 includes a software driver for the

iSBC 188/48 board (and up to two iSBX354 Multimodule Boards) acting as an intelligent slave for multi-user applications requiring multiple persons running independent, terminal-oriented jobs. Example applications include distributed data processing, business data processing, software development and engineering or scientific data analysis. XENIX 286 Release 2 Operating System services include device independent I/O, tree-structured file directory and task hierarchies, re-entrant/shared code and system accounting and security access protection.

## FIRMWARE

The iSBC 188/48 Communicating COMMputer board is supplied with resident firmware that supports up to 12 RS232C asynchronous serial channels. In addition, the firmware provides a facility for a host CPU to download and execute code on the iSBC 188/48 board. Simple power-up confidence tests are also included to provide a quick diagnostic service. The firmware converts the iSBC 188/48 COMMputer to a slave communications controller. As a slave communications controller, it requires a separate MULTIBUS host CPU board and requires the use of a

MULTIBUS interrupt line to signal the host processor. Table 2 summarizes the features of the firmware.

## INTERRUPT CAPABILITY

The iSBC 188/48 board has two programmable interrupt controllers (PICs). One is integrated into the 80188 processor and the other in the 80130 component. The two controllers are configured with the 80130 controller as the master and the 80188 controller as the slave. Two of the 80130 interrupt inputs are connected to the 82530 serial controller components to provide vector interrupt capabilities by the serial controllers. The iSBC 188/48 board provides 22 interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line which is directly tied to the 80188 CPU. This interrupt is typically used for signaling catastrophic events (e.g. power failure). There are 5 levels of interrupts internal to the 80188 processor. Another 8 levels

\*UNIX is a trademark of Bell Laboratories.

Table 2. Features of the iSBC® 188/48 Firmware

Feature	Description
Asynchronous Serial Channel Support	Supports the serial channels in asynchronous ASCII mode. Parameters such as baud rate, parity generation, parity checking and character length can be programmed independently for each channel.
Block Data Transfer (On Output)	Relieves the host CPU of character-at-a-time interrupt processing. The iSBC 188/48 board accepts blocks of data for transmission and interrupts the processor only when the entire block is transmitted.
Limited Modem Control	Provides software control of the Data Terminal Ready (DTR) line on all channels. Transitions on the Carrier Detect (CD) line are sensed and reported to the host CPU.
Tandem Mode Support	Transmits an XOFF character when the number of characters in its receive buffer exceeds a threshold value and transmits an XON character when the buffer drains below some other threshold.
Download and execute capability	Provides a capability for the host CPU to load code anywhere in the address space of the iSBC 188/48 board and to start executing at any address in its address space.
Power Up Confidence Tests	On board reset, the firmware executes a series of simple tests to establish that crucial components on the board are functional.

of interrupts are available from the 80130 component. Of these 8, one is tied to the programmable interrupt controller (PIC) of the 80188 CPU. An additional 8 levels of interrupts are available at the MULTIBUS interface. The iSBC 188/48 board does not support bus vectored interrupts. Table 3 lists the possible interrupt sources.

### SUPPORT FOR THE 80130 COMPONENT

Intel does not support the direct processor execution of the iRMX nucleus primitives from the 80130 component. The 80130 component provides timers and interrupt controllers only.

### EXPANSION

#### EPROM/RAM Expansion

Memory may be expanded by adding Intel compatible memory expansion boards. The universal

site memory can be expanded to six sockets by adding the iSBC 341 MULTIMODULE board for a maximum total of 192K bytes of universal site memory. The 64K bytes of on-board dual-port RAM can be expanded to a maximum total of 192K bytes by adding the iSBC 307 MULTIMODULE board. The iSBC 307 MULTIMODULE board also provides parity for all 192K bytes of on-board RAM.

#### ISBX™ MULTIMODULE™ Expansion

Two 8-bit ISBX MULTIMODULE connectors are provided on the iSBC 188/48 board. Using ISBX modules additional functions can be added to extend the I/O capability of the board. In addition to specialized or custom designed ISBX boards, there is a broad range of ISBX MULTIMODULE boards from Intel including parallel I/O, analog I/O, IEEE 488 GPIB, floppy disk, magnetic bubbles, video and serial I/O boards.

The serial I/O MULTIMODULE boards available include the iSBX 354 Dual Channel Expansion

MULTIMODULE board. Each iSBX 354 MULTIMODULE board adds two channels of serial I/O to the iSBC 188/48 board for a maximum of twelve serial channels. The 82530 serial communications controller on the MULTIMODULE handles a large variety of serial communications protocols. This is the same serial controller as is used on the iSBC 188/48 board to offer directly compatible expansion capability for the iSBC 188/48 COMmputer board.

### MULTIBUS®INTERFACE

The iSBC 188/48 Advanced COMmputer board can be a MULTIBUS master or intelligent slave

in a multimaster system. The iSBC 188/48 board incorporates a flag byte signalling mechanism for use in multiprocessor environments where the iSBC 188/48 board is acting as an intelligent slave. This mechanism provides an interrupt handshake from the MULTIBUS System Bus to the on-board processor and vice-versa.

The Multimaster capabilities of the iSBC 188/48 board offers easy expansion of processing capacity and the benefits of multiprocessing. Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards.

**Table 3. Interrupt Request Sources**

Device	Function	Number of Interrupts
MULTIBUS® Interface INTO - INT7	Requests from MULTIBUS resident peripherals or other CPU boards.	8
82530 Serial Controllers	Transmit buffer empty, receive buffer full and channel errors 1 and external status	8 per 82530 Total = 32
Internal 80188 Timer and DMA	Timer 0,1,2 outputs and 2 DMA channel interrupts	5
80130 Timer Outputs	Timer 0,1,2, outputs of 80130	3
Interrupt from Flag Byte Logic	Flag byte interrupt set by MULTIBUS master (through MULTIBUS® I/O Write)	1
Bus Flag Interrupt	Interrupt to MULTIBUS® (Selectable for INTO to INT7) generated from on-board 80188 I/O Write	1
iSBX™ connectors iSBX™ DMA	Function determined by iSBX™ MULTIMODULE™ board DMA interrupt from iSBX™(TDMA)	4 (Two per connector) 2
Bus fail-safe timeout Interrupt	Indicates iSBC® 188/48 board timed out either waiting for MULTIBUS® access or timed out from no acknowledge while on MULTIBUS System Bus	1
Latched Interrupt	Converts pulsed event to a level interrupt. Example: 8237A-5 EOP	1
OR-gate Matrix	Concentrates up to 4 interrupts to 1 interrupt (selectable by stake pins)	1
Ring Indicator Interrupt	Latches a ring indicator event from serial channels 4,5,6, or 7	1
NOR-Gate Matrix	Inverts up to 2 interrupts into 1 (selectable by stake pins)	1

**SPECIFICATIONS**
**Word Size**

Instruction — 8, 16, 24 or 32 bits  
 Data Path — 8 bits

**Processor Clock**   **82530 Clock**   **DMA Clock**  
 6 MHz                    4.9152 MHz            3 MHz

**MEMORY CAPACITY/ADDRESSING**
**Dual-Port RAM**

iSBC®188/48 Board — 64K bytes

As viewed from the iAPX 188 — 64K

As viewed from the MULTIBUS® System Bus —  
 Choice: 0, 16K or 48K

**EPROM**

Using:

iSBC® 188/48 Board	Size	On Board Capacity	Address Range
2732	4K	8K	FE000-FFFF <sub>H</sub>
2764	8K	16K	FC000-FFFF <sub>H</sub>
27128	16K	32K	F8000-FFFF <sub>H</sub>
27256	32K	64K	F0000-FFFF <sub>H</sub>

**Memory Expansion**

1. Ram Memory — with iSBC 307 Board

**Total Capacity — 192K**

As viewed from the MULTIBUS®  
 System Bus —

Choice: 0, 16K or 48K Public  
 16K to 192K Private  
 64K or 192K Total

2. EPROM with iSBC® board using:

	Total Capacity	Address Range
2732	24K	F8000-FFFF <sub>H</sub>
2764	48K	F0000-FFFF <sub>H</sub>
27128	96K	E0000-FFFF <sub>H</sub>
27256	192K	C0000-FFFF <sub>H</sub>

**I/O Capacity**

Serial — 8 programmable lines using 4 82530 components

iSBX™ MULTIMODULE™ Board — 2 iSBX™ single-wide boards

**Serial Communications Characteristics**

Synchronous — Internal or external character synchronization on one or two synchronous characters

Asynchronous — 5-8 bits and 1, 1½ or 2 stop bits per character; programmable clock factor; break detection and generation; parity, overrun, and framing error detection

**Baud Rates**

Synchronous X1 Clock	
Baud Rate	82530 Count Value (Decimal)
64000	36
48000	49
19200	126
9600	254
4800	510
2400	1022
1800	1363
1200	2046
300	8190
Asynchronous X.16 Clock	
Baud Rate	82530 Count Value (Decimal)
19200	6
9600	14
4800	30
2400	62
1800	83
1200	126
300	510
110	1394



**INTERFACES**

**iSBX™ Bus**

The iSBC 188/48 board meets iSBX compliance level D8/8 DMA

**MULTIBUS® System Bus**

The iSBC 188/48 board meets MULTIBUS compliance level Master/Slave D8 M24 I16 V0 EL

**Serial RS232C Signals**

CD	Carrier Detect
CTS	Clear to Send
DSR	Data Set Ready
DTE TXC	Transmit Clock
DTR	Data Terminal Ready
RTS	Request to Send
RXC	Receive Clock
RXD	Receive Data
SG	Signal Ground
TXD	Transmit Data
RI	Ring Indicator

**RS422A/449 Signals**

RC	Receive Common
RD	Receive Data
RT	Receive Timing
SD	Send Data
TT	Terminal Timing

**ENVIRONMENTAL CHARACTERISTICS**

Temperature — 0 to 55°C, at 200 Linear Feet/Min. (LFM) Air Velocity

Humidity — to 90%, non-condensing (25°C to 70°C)

**PHYSICAL CHARACTERISTICS**

Width: 30.48 cm (12.00 in)

Length: 17.15 cm (6.75 in)

Height: 1.04 cm (.41 in)

Weight: 595 gm (21 ounces)

**ELECTRICAL CHARACTERISTICS**

The power required per voltage for the iSBC 188/48 board is shown below. These numbers do not include the current required by universal memory sites or expansion modules.

Voltage (Volts)	Current (Amps) typ.	Power (Watts) typ.
+ 5	4.56A	22.8W
+12	.12A	1.5W
-12	.11A	1.3W

**ORDERING INFORMATION**

Part Number	Description
iSBC 188/48	8-Serial Channel Advanced Communicating Computer


**REFERENCE MANUAL**

iSBC 188/48 Advanced Communications  
Computer Reference Manual  
Order Number 146218-002

## iSBC® 188/56 ADVANCED COMMUNICATING COMPUTER

- iSBC® Single Board Computer or Intelligent Slave Communication Board
- 8 Serial Communications Channels, Expandable to 12 Channels on a Single MULTIBUS® Board
- 8 MHz 80188 Microprocessor
- Supports RS232C Interface on 6 Channels, RS422A/449 or RS232C Interface Configurable on 2 Channels
- Supports Async, Bisync HDLC/SDLC, On-chip Baud Rate Generation, Half/full-duplex, NRZ, NRZI or FM Encoding/decoding
- 7 On-board DMA Channels for Serial I/O, 2 80188 DMA Channels for the iSBX™ MULTIMODULE™ Board
- MULTIBUS® Interface for System Expansion and Multimaster Configuration
- Two iSBX Connectors for Low Cost I/O Expansion
- 256K Bytes Dual-ported RAM On-board
- Two 28-pin JEDEC PROM Sites Expandable to 6 Sites with the iSBC 341 MULTIMODULE Board for a Maximum of 192K Bytes EPROM
- Resident Firmware to Handle up to 12 RS232C Async Lines

The iSBC 188/56 Advanced Communicating Computer (COMMputer™) is an intelligent 8-channel single board computer. This iSBC board adds the 8 MHz 80188 microprocessor-based communications flexibility to the Intel line of OEM microcomputer systems. Acting as a stand-alone CPU or intelligent slave for communication expansion, this board provides a high performance, low-cost solution for multi-user systems. The features of the iSBC 188/56 board are uniquely suited to manage higher-layer protocol requirements needed in today's data communications applications. This single board computer takes full advantage of Intel's VLSI technology to provide state-of-the-art, economic, computer-based solutions for OEM communications-oriented applications.



Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel. Specifications to change without notice.

## OPERATING ENVIRONMENT

The iSBC 188/56 COMMputer™ features have been designed to meet the needs of numerous communications applications. Typical applications include:

1. Terminal/cluster controller
2. Front-end processor
3. Stand-alone communicating computer

### Terminal/Cluster Controller

A terminal/cluster controller concentrates communications in a central area of a system. Efficient handling of messages coming in or going out of the system requires sufficient buffer space to store messages and high speed I/O channels to transmit messages. More sophisticated applications, such as cluster controllers, also require character and format conversion capabilities to allow different types of terminals to be attached.

The iSBC 188/56 Advanced Communicating Computer is well suited for multi-terminal systems (See Figure 1). Up to 12 serial channels can be serviced in multi-user or cluster applications by adding two iSBX 354 MULTIMODULE boards. The dual-port RAM provides a large on-board buffer to handle incoming and

outgoing messages at data rates up to 19.2K baud. Two channels are supported for continuous data rates greater than 19.2K baud. Each serial channel can be individually programmed for different baud rates to allow system configurations with differing terminal types. The firmware supplied on the iSBC 188/56 board supports up to 12 asynchronous RS232C serial channels, provides modem control and performs power-up diagnostics. The high performance of the on-board CPU provides intelligence to handle protocols and character handling typically assigned to the system CPU. The distribution of intelligence results in optimizing system performance by releasing the system CPU of routine tasks.

### Front-end Processor

A front-end processor off-loads a system's central processor of tasks such as data manipulation and text editing of characters collected from the attached terminals. A variety of terminals require flexible terminal interfaces. Program code is often dynamically downloaded to the front-end processor from the system CPU. Downloading code requires sufficient memory space for protocol handling and program code. Flow control and efficient handling of interrupts require an efficient operating system to manage the hardware and software resources.




Figure 1. Terminal/Cluster Controller Application

The iSBC 188/56 board features are designed to provide a high performance solution for front-end processor applications (see Figure 2). A large amount of random access memory is provided for dynamic storage of program code. In addition, local memory sites are available for storing routine programs such as X.25, SNA or bisync protocol software. The serial channels can be configured for links to mainframe systems, point-to-point terminals, modems or multiprop configurations.

**Stand-Alone COMMputer™ Application**

A stand-alone communicating computer is a complete computer system. The CPU is capable of managing the resources required to meet the needs of multi-terminal, multi-protocol applications. These applications typically require multi-terminal support, floppy disk control, local memory allocation, and program execution and storage.

To support stand-alone applications, the iSBC 188/56 COMMputer board uses the computational capabilities of an on-board CPU to provide a high-speed system solution controlling 8 to 12 channels of serial I/O (see Figure 3). The local memory available is large enough to handle special purpose code, execution code and routine protocol software. The MULTIBUS interface can be used to access additional

\*IBM is a registered trademark of International Business Machines

system functions. Floppy disk control and graphics capability can be added to the iSBC stand-alone computer through the iSBX connectors.

**ARCHITECTURE**

The four major functional areas are Serial I/O, CPU, Memory and DMA. These areas are illustrated in Figure 4.

**Serial I/O**

Eight HDLC/SDLC serial interfaces are provided on the iSBC 188/56 board. The serial interface can be expanded to 12 channels by adding 2 iSBX 354 MULTIMODULE boards. The HDLC/SDLC interface is compatible with IBM\* system and terminal equipment and with CCITT's X.25 packet switching interface.

Four 82530 Serial Communications Controllers (SCC) provide eight channels of half/full duplex serial I/O. Six channels support RS232C interfaces. Two channels are RS232C/422/449 configurable and can be translated to allow multidrop networks. The 82530 component is designed to satisfy several serial communications requirements; asynchronous, byte-oriented synchronous (HDLC/SDLC) modes. The increased capability at the serial controller point results in off-loading the CPU of tasks formerly




Figure 2. Front-end Processor Application

assigned to the CPU or its associated hardware. Configurability of the 82530 allows the user to configure it to handle all asynchronous data formats regardless of data size, number of start or stop bits, or parity requirements. An on-chip baud rate generator allows independent baud rates on each channel.

The clock can be generated either internally with the SCC chip, with an external clock or via the NRZ1 clock encoding mechanism.

All eight channels can be configured as Data Terminal Equipment (DTE) or Data Communications Equipment (DCE). Table 1 lists the interfaces supported.

Table 1. iSBC® 188/56 Interface Support

Connection	Synchronous	Asynchronous
	Modem or Direct	Modem or Direct
Point-to-point	X** Channels	X Channels
Multidrop	0 and 1	0 and 1
Loop	X	N/A

\*\* All 8 channels are denoted by X.

### Central CPU

The 80188 central processor component provides high performance, flexibility and powerful processing. The 80188 component is a highly integrated microprocessor with an 8-bit data bus interface and a 16-bit internal architecture to give high performance. The 80188 is upward compatible with 86 and 186 software.

The 80188/82530 combination with on-board PROM/EPROM sites, and dual-port RAM provide the intelligence and speed to manage multi-user, multi-protocol communications operations.

### Memory

There are two areas of memory on-board: dual-port RAM and universal site memory. The iSBC 188/56 board contains 256K bytes of dual-port RAM that is addressable by the 80188 on-board. The dual-port memory is configurable anywhere in a 16M byte address space on 64K byte boundaries as addressed from the MULTIBUS port. Not all of the 256K bytes are visible from the MULTIBUS bus side. The amount of




Figure 3. Stand-alone COMMputer™ Application

dual-port memory visible to the MULTIBUS side can be set (with jumpers) to none, 16K bytes, or 48K bytes. In a multiprocessor system these features provide local memory for each processor and shared system memory configurations where the total system memory size can exceed one megabyte without addressing conflicts.

The second area of memory is universal site memory providing flexible memory expansion. Two 28-pin JEDEC sockets are provided. One of these sockets is used for the resident firmware as described in the FIRMWARE section.

The default configuration of the boards supports 16K byte EPROM devices such as the Intel 27128 component. However, these sockets can contain ROM, EPROM, Static RAM, or EEPROM. Both sockets must contain the same type of component (i.e. as the first socket contains an EPROM for the resident firmware, the second must also contain an EPROM with the same pinout). Up to 32K bytes can be addressed per socket giving a maximum universal site memory size of 64K bytes. By using the iSBC 341 MULTIMODULE board, a maximum of 192K bytes of universal site memory is available. This provides sufficient memory space for on-board network or resource management software.

### On-Board DMA

Seven channels of Direct Memory Access (DMA) are provided between serial I/O and on-board dual port RAM by two 8237-5 components. Each of channels 0, 1, 2, 3, 5, 6, and 7 is supported by their own DMA line. Serial channels 0 and 1 are configurable for full duplex DMA. Configuring the full duplex DMA option for Channels 0 and 1 would require Channels 2 and 3 to be interrupt driven or polled. Channel 4 is interrupt driven or polled only.

Two DMA channels are integrated in the 80188 processor. These additional channels can be connected to the iSBX interfaces to provide DMA capability to iSBX MULTIMODULE boards such as the iSBX 218A Floppy Disk Controller MULTIMODULE board.

### OPERATING SYSTEM SUPPORT

Intel offers run-time foundation software to support applications that range from general purpose to high-performance solutions.

Release 6 of the iRMX 86 Operating System provides a rich set of features and options to support sophisticated stand-alone communications applications on the iSBC 188/56 Advanced Communicating Computer. In addition to supporting real-time require-




Figure 4. Block Diagram of iSBC® 188/56 Board

ments, the iRMX 86 Operating System Release 6 has a powerful, yet easy to use human interface. Services provided by the iRMX 86 Operating System include facilities for executing programs concurrently, sharing resources and information, servicing asynchronous events and interactively controlling system resources and utilities. The iRMX 86 Operating System is readily extended to support assembler, PL/M, PASCAL, and FORTRAN software development environments. The modular building block software lends itself well to customized application solutions. If the iSBC 188/56 board is acting as an intelligent slave in a system environment, an iRMX 86 driver resident in the host CPU can be written by following the examples in the manual "Guide to Writing Device Driven for iRMX 86 and iRMX 88 I/O Systems".

The iSDM™ 86 System Debug Monitor supports target system debugging for the iSBC 188/56 Advanced Communicating COMMputer board. The monitor contains the necessary hardware, software and documentation required to interface the iSBC 188/56 target system to an Intel microcomputer development system for debugging application software.

The XENIX\* 286 Operating System, Release 3, is a fully licensed adaptation of the Bell Laboratories System III UNIX\* Operating System. The XENIX system is an interactive, protected, multi-user, multi-tasking operating system with a powerful, flexible

human interface. Release 3 of XENIX 286 includes a software driver for the iSBC 188/56 board (and up to two iSBX 354 MULTIMODULE Boards) acting as an intelligent slave for multi-user applications requiring multiple persons running independent, terminal-oriented jobs. Example applications include distributed data processing, business data processing, software development and engineering or scientific data analysis. XENIX 286 Release 3 Operating System services include device independent I/O, tree-structured file directory and task hierarchies, re-entrant/shared code and system accounting and security access protection.

### FIRMWARE

The iSBC 188/56 Communicating COMMputer board is supplied with resident firmware that supports up to 12 RS232C asynchronous serial channels. In addition, the firmware provides a facility for a host CPU to download and execute code on the iSBC 188/56 board. Simple power-up confidence tests are also included to provide a quick diagnostic service. The firmware converts the iSBC 188/56 COMMputer board to a slave communications controller. As a slave communications controller, it requires a separate MULTIBUS host CPU board and requires the use of a MULTIBUS interrupt line to signal the host processor. Table 2 summarizes the features of the firmware.

**Table 2: Features of the iSBC® 188/56 Firmware**

Feature	Description
Asynchronous Serial Channel Support	Supports the serial channels in asynchronous ASCII mode. Parameters such as baud rate, parity generation, parity checking and character length can be programmed independently for each channel.
Block Data Transfer (On Output)	Relieves the host CPU of character-at-a-time interrupt processing. The iSBC 188/56 board accepts blocks of data for transmission and interrupts the processor only when the entire block is transmitted.
Limited Modem Control	Provides software control of the Data Terminal Ready (DTR) line on all channels. Transitions on the Carrier Detect (CD) line are sensed and reported to the host CPU.
Tandem Modem Support	Transmits an XOFF character when the number of characters in its receive buffer exceeds a threshold value and transmits an XON character when the buffer drains below some other threshold.
Download and execute capability	Provides a capability for the host CPU to load code anywhere in the address space of the iSBC 188/56 board and to start executing at any address in its address space.
Power Up Confidence Tests	On board reset, the firmware executes a series of simple tests to establish that crucial components on the board are functional.

\*UNIX is a trademark of Bell Laboratories

\*XENIX is a trademark of Microsoft Corporation

## INTERRUPT CAPABILITY

The iSBC 188/56 board has two programmable interrupt controllers (PICs). One is integrated into the 80188 processor and the other in the 80130 component. The two controllers are configured with the 80130 controller as the master and the 80188 controller as the slave. Two of the 80130 interrupt inputs are connected to the 82530 serial controller components to provide vector interrupt capabilities by the serial controllers. The iSBC 188/56 board provides 22

interrupt levels. The highest level is the NMI (Non-Maskable Interrupt) line which is directly tied to the 80188 CPU. This interrupt is typically used for signaling catastrophic events (e.g. power failure). There are 5 levels of interrupts internal to the 80188 processor. Another 8 levels of interrupts are available from the 80130 component. Of these 8, one is tied to the programmable interrupt controller (PIC) of the 80188 CPU. An additional 8 levels of interrupts are available at the MULTIBUS interface. The iSBC 188/56 board does not support bus vectored interrupts. Table 3 lists the possible interrupt sources.

**Table 3. Interrupt Request Sources**

Device	Function	Number of Interrupts
MULTIBUS® Interface INT0 - INT7	Requests from MULTIBUS resident peripherals or other CPU boards.	8
82530 Serial Controllers	Transmit buffer empty, receive buffer full and channel errors 1 and external status	8 per 82530 Total = 32
Internal 80188 Timer and DMA	Timer 0,1,2 outputs and 2 DMA channel interrupts	5
80130 Timer Outputs	Timer 0,1,2, outputs of 80130	3
Interrupt from Flag Byte Logic	Flag byte interrupt set by MULTIBUS master (through MULTIBUS® I/O Write)	1
Bus Flag Interrupt	Interrupt to MULTIBUS® (Selectable for INT0 to INT7) generated from on-board 80188 I/O Write	1
iSBX™ connectors iSBX™ DMA	Function determined by iSBX™ MULTIMODULE™ board DMA interrupt from iSBX™(TDMA)	4 (Two per connector) 2
Bus fail-safe timeout Interrupt	Indicates iSBC® 188/48 board timed out either waiting for MULTIBUS® access or timed out from no acknowledge while on MULTIBUS System Bus	1
Latched Interrupt	Converts pulsed event to a level interrupt. Example: 8237A-5 EOP	1
OR-gate Matrix	Concentrates up to 4 interrupts to 1 interrupt (selectable by stake pins)	1
Ring Indicator Interrupt	Latches a ring indicator event from serial channels 4,5,6, or 7	1
NOR-Gate Matrix	Inverts up to 2 interrupts into 1 (selectable by stake pins)	1



## SUPPORT FOR THE 80130 COMPONENT

Intel does not support the direct processor execution of the iRMK nucleus primitives from the 80130 component. The 80130 component provides timers and interrupt controllers only.

## EXPANSION

### EPROM Expansion

Memory may be expanded by adding Intel compatible memory expansion boards. The universal site memory can be expanded to six sockets by adding the iSBC 341 MULTIMODULE board for a maximum total of 192K bytes of universal site memory.

### iSBX™ MULTIMODULE™ Expansion Module

Two 8-bit iSBX MULTIMODULE connectors are provided on the iSBC 188/56 board. Using iSBX modules additional functions can be added to extend the I/O capability of the board. In addition to specialized or custom designed iSBX boards, there is a broad range of iSBX MULTIMODULE boards from the Intel including parallel I/O, analog I/O, IEEE 488 GPIB, floppy disk, magnetic bubbles, video and serial I/O boards.

The serial I/O MULTIMODULE boards available include the iSBX 354 Dual Channel Expansion MULTIMODULE board. Each iSBX 354 MULTIMODULE board adds two channels of serial I/O to the iSBC 188/56 board for a maximum of twelve serial channels. The 82530 serial communications controller on the MULTIMODULE board handles a large variety of serial communications protocols. This is the same serial controller as is used on the iSBC 188/56 board to offer directly compatible expansion capability for the iSBC 188/56 COMMputer board.

## MULTIBUS® INTERFACE

The iSBC 188/56 Advanced COMMputer board can be a MULTIBUS master or intelligent slave in a multimaster system. The iSBC 188/56 board incorporates a flag byte signalling mechanism for use in multiprocessor environments where the iSBC 188/56 board is acting as an intelligent slave. The mechanism provides an interrupt handshake from the MULTIBUS System Bus to the on-board-processor and vice-versa.

The Multimaster capabilities of the iSBC 188/56 board offers easy expansion of processing capacity and the benefits of multiprocessing. Memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS compatible expansion boards.

## SPECIFICATIONS

### Word Size

Instruction—8, 16, 24 or 32 bits  
Data Path—8 bits

<b>Processor Clock</b>	<b>82530 Clock</b>	<b>DMA Clock</b>
8 MHz	4.9152 MHz	4 MHz

### Dual Port RAM

iSBC 188/56 Board—256 bytes

As viewed from the 80188—64K bytes

As viewed from the MULTIBUS System Bus—  
Choice: 0, 16K or 48K

### EPROM

iSBC® 188/56 Board using:	Size	On Board Capacity	Address Range
2732	4K	8K bytes	FE00-FFFF <sub>H</sub>
2764	8K	16K bytes	FC00-FFFF <sub>H</sub>
27128	16K	32K bytes	F800-FFFF <sub>H</sub>
27256	32K	64K bytes	F000-FFFF <sub>H</sub>

## Memory Expansion

EPROM with iSBC® Board using:	Capacity	Address Range
2732	24K bytes	F800-FFFF <sub>H</sub>
2764	48K bytes	F000-FFFF <sub>H</sub>
27128	96K bytes	E000-FFFF <sub>H</sub>
27256	192K bytes	C000-FFFF <sub>H</sub>

## I/O Capacity

Serial—8 programmable lines using four 82530 components

iSBX MULTIMODULE—2 iSBX single-wide boards

## Serial Communications Characteristics

Synchronous—Internal or external character synchronization on one or two synchronous characters.

Asynchronous—5-8 bits and 1, 1½, or 2 stop bits per character; programmable clock factor; break detection and generation; parity, overrun, and framing error detection.

**Baud Rates**

Synchronous X1 Clock	
Baud Rate	82530 Count Value (Decimal)
64000	36
48000	49
19200	126
9600	254
4800	510
2400	1022
1800	1363
1200	2046
300	8190
Asynchronous X 16 Clock	
Baud Rate	82530 Count Value (Decimal)
19200	6
9600	14
4800	30
2400	62
1800	83
1200	126
300	510
110	1394

**Interfaces**
**iSBX™ BUS**

The iSBC 188/56 board meets iSBX compliance level D8/8 DMA

**MULTIBUS® SYSTEM BUS**

The iSBC 188/56 board meets MULTIBUS compliance level Master/Slave D8 M24 I16 VO EL

**SERIAL RS232C SIGNALS**

CD	Carrier Detect
CTS	Clear to Send
DSR	Data Set Ready
DTE TXC	Transmit Clock
DTR	Data Terminal Ready
RTS	Request to Send
RXC	Receive Clock
RXD	Receive Data
SG	Signal Ground
TXD	Transmit Data
RI	Ring Indicator

**RS422A/449 SIGNALS**

RC	Receive Common
RD	Receive Data
RT	Receive Timing
SD	Send Data
TT	Terminal Timing

**Environmental Characteristics**

Temperature—0 to 55°C at 200 Linear Feet/Min.  
(LFM) Air Velocity

Humidity—to 90%, non-condensing (25°C to 70°C)

**Physical Characteristics**

Width—30.48 cm (12.00 in)

Length—17.15 cm (6.75 in)

Height—1.04 cm (.41 in)

Weight—595 gm (21 oz)

**Electrical Characteristics**

The power required per voltage for the iSBC 188/56 board is shown below. These numbers do not include the current required by universal memory sites or expansion modules.

Voltage (Volts)	Current (Amps) typ.	Power (Watts) typ.
+5	4.56A	22.8W
+12	.12A	1.5W
-12	.11A	1.3W

**ORDERING INFORMATION**

Part Number	Description
iSBC 188/56	8-Serial Channel Advanced Communicating Computer

**Reference Manuals**

iSBC 188/56 Advanced Communications Computer  
Reference Manual Order Number 148209-001




## **iSBC<sup>®</sup> 534**

### **FOUR CHANNEL COMMUNICATION EXPANSION BOARD**

- Serial I/O expansion through four programmable synchronous and asynchronous communications channels
- Individual software programmable baud rate generation for each serial I/O channel
- Two independent programmable 16-bit interval timers
- Sixteen maskable interrupt request lines with priority encoded and programmable interrupt algorithms
- Jumper selectable interface register addresses
- 16-bit parallel I/O interface compatible with Bell 801 automatic calling unit
- RS232C/CCITT V.24 interfaces plus 20 mA optically isolated current loop interfaces (sockets)
- Programmable digital loopback for diagnostics
- Interface control for auto answer and auto originate modems

The iSBC 534 Four Channel Communication Expansion Board is a member of Intel's complete line of memory and I/O expansion boards. The iSBC 534 interfaces directly to any single board computer via the MULTIBUS to provide expansion of system serial communications capability. Four fully programmable synchronous and asynchronous serial channels with RS232C buffering and provision for 20 mA optically isolated current loop buffering are provided. Baud rates, data formats, and interrupt priorities for each channel are individually software selectable. In addition to the extensive complement of EIA Standard RS232C signals provided, the iSBC 534 provides 16 lines of RS232C buffered programmable parallel I/O. This interface is configured to be directly compatible with the Bell Model 801 automatic calling unit. These capabilities provide a flexible and easy means for interfacing Intel iSBC based systems to RS232C and optically isolated current loop compatible terminals, cassettes, asynchronous and synchronous modems, and distributed processing networks.



**FUNCTIONAL DESCRIPTION**

**Communications Interface**

Four programmable communications interfaces using Intel's 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) are contained on the board.\* Each USART can be programmed by the system software to individually select the desired asynchronous or synchronous serial data transmission technique (including IBM Bisync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. Each 8251A provides full duplex, double buffered transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in each USART. Each set of RS232C command lines, serial data lines, and signal ground lines are brought out to 26-pin edge connectors that mate with RS232C flat or round cables.

**16-Bit Interval Timers**

The iSBC 534 provides six fully programmable and independent BCD and binary 16-bit interval timers utilizing two Intel 8253 programmable interval timers.\* Four timers are available to the systems designer to generate baud rates for the USARTs under software control. Routing for the outputs from the other two counters is jumper selectable. Each may be independently routed to the programmable interrupt controller to provide real time clocking or to the USARTs (for applications requiring different transmit and receive baud rates). In utilizing the iSBC 534, the systems designer simply configures, via software, each timer independently to meet system requirements. Whenever a given baud rate or


time delay is needed, software commands to the programmable timers select the desired function. Three functions of these timers are supported on the iSBC 534, as shown in Table 1. The contents of each counter may be read at any time during system operation.

**Table 1. Programmable Timer Functions**

Function	Operation
Interrupt on terminal count	When terminal count is reached an interrupt request is generated. This function is used for the generation of real-time clocks.
Rate generator	Divide by N counter. The output will go low for one input clock cycle and high for N - 1 input clock periods.
Square wave rate generator	Output will remain high for one-half the count and low for the other half of the count.

**Interrupt Request Lines**

Two independent Intel 8259A programmable interrupt controllers (PIC's) provide vectoring for 16 interrupt levels.\* As shown in Table 2, a selection of three priority processing algorithms is available to the system designer. The manner in which requests are serviced may thus be configured to match system requirements. Priority assignments may be reconfigured dynamically via software at any time during system operation. Any combination of interrupt levels may be masked through storage, via software, of a single byte to the interrupt mask register of each PIC. Each PIC's interrupt request



**Figure 1. iSBC® 534 Four Channel Communications Expansion Board Block Diagram**

output line may be jumper selected to drive any of the nine interrupt lines on the MULTIBUS.

**Table 2. Interrupt Priority Options**

Algorithm	Operation
Fully nested	Interrupt request line priorities fixed at 0 as highest, 7 as lowest.
Auto-rotating	Equal priority. Each level, after receiving service, becomes the lowest priority level until next interrupt occurs.
Specific priority	System software assigns lowest priority level. Priority of all other levels based in sequence numerically on this assignment.

**Interrupt Request Generation** — As shown in Table 3, interrupt requests may originate from 16 sources. Two jumper selectable interrupt requests (8 total) can be automatically generated by each USART when a character is ready to be transferred to the MULTIBUS system bus (i.e., receive buffer is full) or a character has been transmitted (transmit buffer is empty). Jumper selectable requests can be generated by two of the programmable timers (PITs), and six lines are routed directly from peripherals to accept carrier detect (4 lines), ring indicator, and the Bell 801 present next digit request lines.

### Systems Compatibility

The iSBC 534 provides 16 RS232C buffered parallel I/O lines implemented utilizing an Intel 8255A program-

**Table 3. Interrupt Assignments**

Interrupt Request Line	PIC 0	PIC 1
0	PORT 0 R <sub>X</sub> RDY	PIT 1 counter 1
1	PORT 0 T <sub>X</sub> RDY	PIT 2 counter 2
2	PORT 1 R <sub>X</sub> RDY	Ring indicator (all ports)
3	PORT 1 T <sub>X</sub> RDY	Present next digit
4	PORT 2 R <sub>X</sub> RDY	Carrier detect port 0
5	PORT 2 T <sub>X</sub> RDY	Carrier detect port 1
6	PORT 3 R <sub>X</sub> RDY	Carrier detect port 2
7	PORT 3 T <sub>X</sub> RDY	Carrier detect port 3

mable peripheral interface (PPI) configured to operate in mode 0.\* These lines are configured to be directly compatible with the Bell 801 automatic calling unit (ACU). This capability allows the iSBC 534 to interface to Bell 801 type ACUs and up to four modems or other serial communications devices. For systems not requiring interface to an ACU, the parallel I/O lines may also be used as general purpose RS232C compatible control lines in system implementation.

\* Complete operational details on the Intel 8251A USART, the Intel 8253 Programmable Interval Timer, the Intel 8255A Programmable Peripheral Interface, and the Intel 8259A Programmable Interrupt Controller are contained in the Intel Component Data Catalog.

## SPECIFICATIONS

### Serial Communications Characteristics

**Synchronous** — 5-8 bit characters; internal or external character synchronization; automatic sync insertion.

**Asynchronous** — 5-8 bit characters; break character generation; 1, 1½, or 2 stop bits; false start bit detection.

### Sample Baud Rates<sup>1</sup>

Frequency <sup>2</sup> (kHz, Software Selectable)	Baud Rate (Hz)	
	Synchronous	Asynchronous
		± 16 ± 64
153.6	—	9600 2400
76.8	—	4800 1200
38.4	38400	2400 600
19.2	19200	1200 300
9.6	9600	600 150
4.8	4800	300 75
6.98	6980	— 110

**Notes:**

1. Baud rates shown here are only a sample subset of possible software-programmable rates available. Any frequency from 18.75 Hz to 614.4 kHz may be generated utilizing on-board crystal oscillator and 16-bit programmable interval timer (used here as frequency divider).

2. Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.

### Interval Timer and Baud Rate Generator Frequencies

**Input Frequency (On-Board Crystal Oscillator)** — 1.2288 MHz ± 0.1% (0.813 µs period, nominal)

Function	Single Timer		Dual/Timer Counter (Two Timers Cascaded)	
	Min	Max	Min	Max
Real-Time Interrupt Interval	1.63 µs	53.3 ms	3.26 µs	58.25 minutes
Rate Generator (Frequency)	18.75 Hz	614.4 kHz	0.0029 Hz	307.2 kHz

### Interfaces — RS232C Interfaces

EIA Standard RS232C Signals provided and supported:

Carrier detect	Receive data
Clear to send	Ring indicator
Data set ready	Secondary receive data
Data terminal ready	Secondary transmit data
Request to send	Transmit clock
Receive clock	Transmit data

**Parallel I/O** — 8 input lines, 8 output lines, all signals RS232C compatible

**Bus** — All signals MULTIBUS system bus compatible

**I/O Addressing**

The USART, interval timer, interrupt controller, and parallel interface registers of the iSBC 534 are configured as a block of 16 I/O address locations. The location of this block is jumper selectable to begin at any 16-byte I/O address boundary (i.e., 00H, 10H, 20H, etc.).

**I/O Access Time**

- 400 ns USART registers
- 400 ns Parallel I/O registers
- 400 ns Interval timer registers
- 400 ns Interrupt controller registers

**Compatible Connectors**

Interface	Pins (qty.)	Centers (in.)	Mating Connectors
Bus	86	0.156	Viking 2KH43/9 AMK12
Serial and parallel I/O	26	0.1	3M 3462-0001 or TI H312113

**Compatible Opto-Isolators**

Function	Supplier	Part Number
Driver	Fairchild General Electric Monsanto	4N33
Receiver	Fairchild General Electric Monsanto	4N37

**Physical Characteristics**

- Width** — 12.00 in. (30.48 cm)
- Height** — 6.75 in. (17.15 cm)
- Depth** — 0.50 in. (1.27 cm)
- Weight** — 14 oz (398 gm)

**Electrical Characteristics**
**Average DC Current**

Voltage	Without Opto-Isolators	With Opto-Isolators <sup>1</sup>
V <sub>CC</sub> = +5V	1.9 A, max	1.9 A, max
V <sub>DD</sub> = +12V	275 mA, max	420 mA, max
V <sub>AA</sub> = -12V	250 mA, max	400 mA, max

**Note**

1. With four 4N33 and four 4N37 opto-isolator packages installed in sockets provided to implement four 20 mA current loop interfaces.

**Environmental Characteristics**

**Operating Temperature** — 0°C to +55°C

**Reference Manual**

**502140-002** — iSBC 534 Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

**ORDERING INFORMATION**

Part Number	Description
SBC 534	Four Channel Communication Expansion Board




## **ISBC® 544**

### **INTELLIGENT COMMUNICATIONS CONTROLLER**

- **iSBC® Communications Controller acting as a single board communications computer or an intelligent slave for communications expansion**
- **Ten programmable parallel I/O lines compatible with Bell 801 Automatic Calling Unit**
- **On-board dedicated 8085A Micro-processor providing communications control and buffer management for four programmable synchronous/asynchronous channels**
- **Twelve levels of programmable interrupt control**
- **Sockets for up to 8K bytes of EPROM**
- **Individual software programmable baud rate generation for each serial I/O channel**
- **16K bytes of dual port dynamic read/write memory with on-board refresh**
- **Three independent programmable interval timer/counters**
- **Extended MULTIBUS® addressing permits iSBC 544 board partitioning into 16K-byte segments in a 1-megabyte address space**
- **Interface control for auto answer and auto originate modem**

The iSBC 544 Intelligent Communications Controller is a member of Intel's family of single-board computers, memory, I/O, and peripheral controller boards. The iSBC 544 board is a complete communications controller on a single 6.75 x 12.00 inch printed circuit card. The on-board 8085A CPU may perform local communications processing by directly interfacing with on-board read/write memory, nonvolatile read only memory, four synchronous/asynchronous serial I/O ports, RS232/RS366 compatible parallel I/O, programmable timers, and programmable interrupts.



**FUNCTIONAL DESCRIPTION**

**Intelligent Communications Controller**

**Two Mode Operation** — The iSBC 544 board is capable of operating in one of two modes: 1) as a single board communications computer with all computer and communications interface hardware on a single board; 2) as an "intelligent bus slave" that can perform communications related tasks as a peripheral processor to one or more bus masters. The iSBC 544 may be configured to operate as a stand-alone single board communications computer with all MPU, memory and I/O elements on a single board. In this mode of operation, the iSBC 544 may also interface with expansion memory and I/O boards (but no additional bus masters). The iSBC 544 performs as an intelligent slave to the bus master by performing all communications related tasks. Complete synchronous and asynchronous I/O and data management are controlled by the on-board 8085A CPU

to coordinate up to four serial channels. Using the iSBC 544 as an intelligent slave, multichannel serial transfers can be managed entirely on-board, freeing the bus master to perform other system functions.

**Architecture** — The iSBC 544 board is functionally partitioned into three major sections: I/O, central computer, and shared dual port RAM memory (Figure 1). The I/O hardware is centered around the four Intel 8251A USART devices providing fully programmable serial interfacing. Included here as well is a 10-bit parallel interface compatible with the Bell 801 automatic calling unit, or equivalent. The I/O is under full control of the on-board CPU and is protected from access by system bus masters. The second major segment of the intelligent communications controller is a central computer, with an 8085A CPU providing powerful processing capability. The 8085A together with on-board EPROM / ROM, static RAM, programmable timers/counters, and program-




Figure 1. iSBC® 544 Intelligent Communications Controller Block Diagram



mable interrupt control provide the intelligence to manage sophisticated communications operations on-board the ISBC 544 board. The timer/counters and interrupt control are also common to the I/O area providing programmable baud rates to the USARTs and prioritizing interrupts generated from the USARTs. The central computer functions are protected for access only by the on-board 8085A. Likewise, the on-board 8085A may not gain access to the system bus when being used as an intelligent slave. When the ISBC 544 is used as a bus master, the on-board 8085A CPU controls complete system operation accessing on-board functions as well as memory and I/O expansion. The third major segment, dual port RAM memory, is the key link between the ISBC 544 intelligent slave and bus masters managing the system functions. The dual port concept allows a common block of dynamic memory to be accessed by the on-board 8085A CPU and off-board bus masters. The system program can, therefore, utilize the shared dual port RAM to pass command and status information between the bus masters and on-board CPU. In addition, the dual port concept permits blocks of data transmitted or received to accumulate in the on-board shared RAM, minimizing the need for a dedicated memory board.

### Serial I/O

Four programmable communications interfaces using Intel's 8251A Universal Synchronous/Asynchronous Receiver/Transmitter (USART) are contained on the board and controlled by the on-board CPU in combination with the on-board interval timer/counter to provide all common communication frequencies. Each USART can be programmed by the system software to individually select the desired asynchronous or synchronous serial data transmission technique (including IBM Bisync). The mode of operation (i.e., synchronous or asynchronous), data format, control character format, parity, and baud rate are all under program control. Each 8251A provides full duplex, double-buffered, transmit and receive capability. Parity, overrun, and framing error detection are all incorporated in each USART. Each channel is fully buffered to provide a direct interface to RS232C compatible terminals, peripherals, or synchronous/asynchronous modems. Each channel of RS232C command lines, serial data lines, and signal ground lines are brought out to 26-pin edge connectors that mate with RS232C flat or round cable.

### Parallel I/O Port

The ISBC 544 provides a 10-bit parallel I/O interface controlled by an Intel 8155 Programmable Interface (PPI) chip. The parallel I/O port is directly compatible with an Automatic Calling Unit (ACU) such as the Bell Model 801, or equivalent, and can also be used for auxiliary functions. All signals are RS232C compatible, and the interface cable signal assignments meet RS366 specifications. For systems not requiring an ACU interface, the parallel I/O port can be used for any general purpose interface requiring RS232C compatibility.

### Central Processing Unit

Intel's powerful 8-bit n-channel 8085A CPU, fabricated on a single LSI chip, is the central processor for the ISBC 544. The 8085A CPU is directly software compatible with the Intel 8080A CPU. The 8085A contains six 8-bit general purpose registers and an accumulator. The six general purpose registers may be addressed individually or in pairs, providing both single and double precision operators. The minimum instruction execution time is 1.45 microseconds. The 8085A CPU has a 16-bit program counter. An external stack, located within any portion of ISBC 544 read/write memory, may be used as a last-in/first-out storage area for the contents of the program counter, flags, accumulator, and all of the six general purpose registers. A 16-bit stack pointer controls the addressing of this external stack. This stack provides subroutine nesting bounded only by memory size.

### EPROM/ROM Capacity

Sockets for up to 8K bytes of nonvolatile read only memory are provided on the ISBC 544 board. Read only memory may be added in 2K-byte increments up to a maximum of 4K bytes using Intel 2716 EPROMs or masked ROMs; or in 4K-byte increments up to 8K bytes maximum using Intel 2732 EPROMs. All on-board EPROM/ROM operations are performed at maximum processor speed.

### RAM Capacity

The ISBC 544 contains 16K bytes of dynamic read/write memory using Intel 2117 RAMs. Power for the on-board RAM may be provided on an auxiliary power bus, and memory protect logic is included for RAM battery back-up requirements. The ISBC 544 contains a dual port controller, which provides dual port capability for the on-board RAM memory. RAM accesses may occur from either the on-board 8085A CPU or from another bus master, when used as an intelligent slave. Since on-board RAM accesses do not require the MULTIBUS, the bus is available for concurrent bus master use. Dynamic RAM refresh is accomplished automatically by the ISBC 544 for accesses originating from either the CPU or from the MULTIBUS.

**Addressing** — On board RAM, as seen by the on-board 8085A CPU, resides at address 8000<sub>H</sub>-BFFF<sub>H</sub>. On-board RAM, as seen by an off-board CPU, may be placed on any 4K-byte address boundary. The ISBC 544 provides extended addressing jumpers to allow the on-board RAM to reside within a one megabyte address space when accessed via the MULTIBUS. In addition, jumper options are provided which allow the user to protect 8K- or 12K-bytes on-board RAM for use by the on-board 8085 CPU only. This reserved RAM space is not accessible via the MULTIBUS and does not occupy any system address space.

**Static RAM** — The ISBC 544 board also has 256 bytes of static RAM located on the Intel 8155 PPI. This memory is only accessible to the on-board 8085A CPU and is located at address 7F00<sub>H</sub>-7FFF<sub>H</sub>.

## Programmable Timers

The iSBC 544 board provides seven fully programmable and independent interval timer/counters utilizing two Intel 8253 Programmable Interval Timers (PIT), and the Intel 8155. The two Intel 8253 PITs provide six independent BCD or binary 16-bit interval timer/counters and the 8155 provides one 14-bit binary timer/counter. Four of the PIT timers (BDGO-3) are dedicated to the USARTs providing fully independent programmable baud rates.

**Three General Use Timers** — The fifth timer (BDG4) may be used as an auxiliary baud rate to any of the four USARTs or may alternatively be cascaded with timer six to provide extended interrupt intervals. The sixth PIT timer/counter (TINT1) can be used to generate interrupt intervals to the on-board 8085A. In addition to the timer/counters on the 8253 PITs, the iSBC 544 has a 14-bit timer available on the 8155 PPI providing a third general use timer/counter (TINT0). This timer output is jumper selectable to the interrupt structure of the on-board 8085A CPU to provide additional timer/counter capability.

**Timer Functions** — In utilizing the iSBC 544 board, the systems designer simply configures, via software, each timer independently to meet systems requirements. Whenever a given baud rate or interrupt interval is needed, software commands to the programmable timers select the desired function. The on-board PITs together with the 8155 provide a total of seven timer/counters and six operating modes. Mode 3 of the 8253 is the primary operating mode of the four dedicated USART baud rate generators. The timer/counters and useful modes of operation for the general use timer/counters are shown in Table 1.

## Interrupt Capability

The iSBC 544 board provides interrupt service for up to 21 interrupt sources. Any of the 21 sources may interrupt the intelligent controller, and all are brought through the interrupt logic to 12 interrupt levels. Four interrupt levels are handled directly by the interrupt processing capability of the 8085A CPU and eight levels are serviced from an Intel 8259A Programmable Interrupt Controller (PIC) routing an interrupt request output to the INTR input of the 8085A (see Table 2).

**Interrupt Sources** — The 22 interrupt sources originate from both on-board communications functions and the Multibus. Two interrupts are routed from each of the four USARTs (8 interrupts total) to indicate that the transmitter and receiver are ready to move a data byte to or from the on-board CPU. The PIC is dedicated to accepting these 8 interrupts to optimize USART service request. One of eight interrupt request lines are jumper selectable for direct interface from a bus master via the system bus. Two auxiliary timers (TINT0 from 8155 and TINT1 from 8253) are jumper selectable to provide general purpose counter/timer interrupts. A jumper selectable Flag Interrupt is generated to allow any bus master to interrupt the iSBC 544 by writing into the base address of the shared dual port memory accessible to the system. The Flag Interrupt is then cleared by the iSBC 544 when the on-board processor reads the base address. This interrupt provides an interrupt link between

**Table 1. Programmable Timer Functions**

Function	Operation	Counter
Interrupt on Terminal Count (Mode 0)	When terminal count is reached, an interrupt request is generated. This function is useful for generation of real-time clocks.	<b>8253</b> TINT1
Rate Generator (Mode 2)	Divide by N counter. The output will go low for one input clock cycle and high for N-1 input clock periods.	<b>8253</b> BDG4 *
Square-Wave Rate Generator (Mode 3)	Output will remain high until one-half the TC has been completed, and go low for the other half of the count. This is the primary operating mode used for generating a Baud rate clocked to the USARTs.	<b>8253</b> BDG0-4 TINT1
Software Triggered Strobe (Mode 4)	When the TC is loaded, the counter will begin. On TC the output will go low for one input clock period.	<b>8253</b> BDG4 * TINT1
Single Pulse	Single pulse when TC reached.	<b>8155</b> TINT0
Repetitive Single Pulse	Repetitive single pulse each time TC is reached until a new command is loaded.	<b>8155</b> TINT0

\* BDG4 is jumper selectable as an auxiliary baud rate generator to the USARTs or as a cascaded output to TINT1. BDG4 may be used in modes 2 and 4 only when configured as a cascaded output.

**Table 2. Interrupt Vector Memory Locations**

Interrupt Source	Vector Location	Interrupt Level
Power Fail	TRAP	24 <sub>H</sub>
8253 TINT1	RST 7.5	3C <sub>H</sub>
8155 TINT0		
Ring Indicator (1)	RST 6.5	34 <sub>H</sub>
Carrier Detect		
Flag Interrupt	RST 5.5	2C <sub>H</sub>
INT0/-INT7/ (1 of 8)		
RXRDY0	INTR	Program- mable
TXRDY0		
RXRDY1		
TXRDY1		
RXRDY2		
TXRDY2		
RXRDY3		
TXRDY3		

(1) Four ring indicator interrupts and four carrier detect interrupts are summed to the RST 6.5 input. The 8155 may be interrogated to inspect any one of the eight signals.

a bus master and intelligent slave (See System Programming). Eight inputs from the serial ports are monitored to detect a ring indicator and carrier detect from each of the four channels. These eight interrupt sources are summed to a single interrupt level of the 8085A CPU. If one of these eight interrupts occur, the 8155 PPI can then be interrogated to determine which port caused the interrupt. Finally, a jumper selectable Power Fail Interrupt is available from the Multibus to detect a power down condition.

**8085 Interrupt** — Thirteen of the twenty-two interrupt sources are available directly to four interrupt inputs of the on-board 8085A CPU. Requests routed to the 8085A interrupt inputs, TRAP, RST 7.5, RST 6.5 and RST 5.5 have a unique vector memory address. An 8085A jump instruction at each of these addresses then provides software linkage to interrupt service routines located independently anywhere in the Memory. All interrupt inputs with the exception of the TRAP may be masked via software.

**8259A Interrupts** — Eight interrupt sources signaling transmitter and receiver ready from the four USARTs are channeled directly to the Intel 8259A PIC. The PIC then provides vectoring for the next eight interrupt levels. Operating mode and priority assignments may be reconfigured dynamically via software at any time during system operation. The PIC accepts transmitter and receiver interrupts from the four USARTs. It then determines which of the incoming requests is of highest priority, determines whether this request is of higher priority than the level currently being serviced, and, if appropriate, issues an interrupt to the CPU. The output of the PIC is applied directly to the INTR input of the 8085A. Any combination of interrupt levels may be masked, via software, by storing a single byte in the interrupt mask register of the PIC. When the 8085A responds to a PIC interrupt, the PIC will generate a CALL instruction for each interrupt level. These addresses are equally spaced at intervals of 4 or 8 (software selectable) bytes. Interrupt response to the PIC is software programmable to a 32- or 64-byte block of memory. Interrupt sequences may be expanded from this block with a single 8085A jump instruction at each of these addresses.

**Interrupt Output** — In addition, the iSBC 544 board may be jumper selected to generate an interrupt from the on-board serial output data (SOD) of the 8085A. The SOD signal may be jumpered to any one of the 8 MULTIBUS interrupt lines (INT0/-INT7) to provide an interrupt signal directly to a bus master.

### Power-Fail Control

Control logic is also included to accept a power-fail interrupt in conjunction with the AC-low signal from the iSBC 635 Power Supply or equivalent.

### Expansion Capabilities

When the iSBC 544 board is used as a single board communications controller, memory and I/O capacity may be expanded and additional functions added using Intel MULTIBUS™ compatible expansion boards. In this

mode, no other bus masters may be configured in the system. Memory may be expanded to a 65K byte capacity by adding user specified combinations of RAM boards, EPROM boards, or combination boards. Input/output capacity may be increased by adding digital I/O and analog I/O expansion boards. Furthermore, multiple iSBC 544 boards may be included in an expanded system using one iSBC 544 board as a single board communications computer and additional controllers as intelligent slaves.

### System Programming

In the system programming environment, the iSBC 544 board appears as an additional RAM memory module when used as an intelligent slave. The master CPU communicates with the iSBC 544 board as if it were just an extension of system memory. Because the iSBC 544 board is treated as memory by the system, the user is able to program into it a command structure which will allow the iSBC 544 board to control its own I/O and memory operation. To enhance the programming of the iSBC 544 board, the user has been given some specific tools. The tools are: 1) the flag interrupt, 2) an on-board RAM memory area that is accessible to both an off-board CPU and the on-board 8085A through which a communications path can exist, and 3) access to the bus interrupt line.

**Flag Interrupt** — The Flag Interrupt is generated anytime a write command is performed by an off-board CPU to the base address of the iSBC 544 board's RAM. This interrupt provides a means for the master CPU to notify the iSBC 544 board that it wishes to establish a communications sequence. In systems with more than one intelligent slave, the flag interrupt provides a unique interrupt to each slave outside the normal eight MULTIBUS interrupt lines (INT0/-INT7).

**On-Board RAM** — The on-board 16K byte RAM area that is accessible to both an off-board CPU and the on-board 8085A can be located on any 4K boundary in the system. The selected base address of the iSBC 544 RAM will cause a flag interrupt when written into by an off-board CPU.

**Bus Access** — The third tool to improve system operation as an intelligent slave is access to the Multibus interrupt lines. The iSBC 544 board can both respond to interrupt signals from an off-board CPU, and generate an interrupt to the off-board CPU via the MULTIBUS.

### System Development Capability

The development cycle of iSBC 544 board based products may be significantly reduced using the Intellec series microcomputer development systems. The Intellec resident macroassembler, text editor, and system monitor greatly simplify the design, development and debug of iSBC 544 system software. An optional ISIS-II diskette operating system provides a linker, object code locator, and library manager. A unique in-circuit emulator (ICE-85) option provides the capability of developing and debugging software directly on the iSBC 544 board.

## SPECIFICATIONS

### Serial Communications Characteristics

**Synchronous** — 5-8 bit characters; automatic sync insertion; parity.

**Asynchronous** — 5-8 bit characters; break character generation; 1, 1 1/2, or 2 stop bits; false start bit detection; break character detection.

### Baud Rates

Frequency (KHz) <sup>1</sup> (Software Selectable)	Baud Rate (Hz) <sup>2</sup>	
	Synchronous	Asynchronous
153.6	---	- 16 + 64
76.8	---	9600 2400
38.4	38400	4800 1200
19.2	19200	2400 600
9.6	9600	1200 300
4.8	4800	600 150
6.98	6980	300 75
		---
		110

#### Notes:

- 1) Frequency selected by I/O writes of appropriate 16-bit frequency factor to Baud Rate Register.
- 2) Baud rates shown here are only a sample subset of possible software programmable rates available. Any frequency from 18.75 Hz to 614.4 KHz may be generated utilizing on-board crystal oscillator and 16-bit Programmable Interval Timer (used here as a frequency divider).

### 8085A CPU

**Word Size** — 8, 16 or 24 bits/instruction; 8 bits of data

**Cycle Time** — 1.45/usec ± .1% for fastest executable instruction; i.e. four clock cycles.

**Clock Rate** — 2.76 MHz ± .1%

### System Access Time

**Dual port memory** — 740 nsec

**Note:** Assumes no refresh contention

### Memory Capacity

**On-Board ROM/PROM** — 4K, or 8K bytes of user installed ROM or EPROM.

**On-Board Static RAM** — 256 bytes on 8155.

**On-Board Dynamic RAM (on-board access)** — 16K bytes. Integrity maintained during power failure with user-furnished batteries (optional).

**On-Board Dynamic RAM (MULTIBUS access)** — 4K, 8K, or 16K-bytes available to bus by switch selection.

### Memory Addressing

**On-Board ROM/PROM** — 0-0FFF (using 2716 EPROMs or masked ROMs); 0-1FFF (using 2732A EPROMs)

**On-Board Static Ram** — 256 bytes: 7F00-7FFF

**On-Board Dynamic RAM (on-board access)** — 16K bytes: 8000-BFFF.

**On-Board Dynamic RAM (MULTIBUS access)** — any 4K increment 00000-FF000 which is switch and jumper selectable. 4K- 8K- or 16K-bytes can be made available to the bus by switch selection.

### I/O Capacity

**Serial** — 4 programmable channels using four 8251A USARTs.

**Parallel** — 10 programmable lines available for Bell 801 ACU, or equivalent use. Two auxiliary jumper selectable signals.

### I/O Addressing

#### On-Board Programmable I/O

Port	Data	Control
USART 0	D0	D1
USART 1	D2	D3
USART 2	D4	D5
USART 3	D6	D7
8155 PPI	E9 (Port A) EA (Port B) EB (Port C)	E8

### Interrupts

**Addresses for 8259A Registers** (Hex notation, I/O address space)

- E6 Interrupt request register
- E6 In-service register
- E7 Mask register
- E6 Command register
- E7 Block address register
- E6 Status (polling register)

**Note:** Several registers have the same physical address: Sequence of access and one data bit of the control word determines which register will respond.

**Interrupt levels** routed to the 8085 CPU automatically vector the processor to unique memory locations:

- 24 TRAP
- 3C RST 7.5
- 34 RST 6.5
- 2C RST 5.5

### Timers

**Addresses for 8253 Registers** (Hex notation, I/O address space)

#### Programmable Interrupt Timer One

D8	Timer 0	BDG0
D9	Timer 1	BDG1
DA	Timer 2	BDG2
DB	Control register	

#### Programmable Interrupt Timer Two

DC	Timer 0	BDG3
DD	Timer 1	BDG4
DE	Timer 2	TINT1
DF	Control register	

#### Address for 8155 Programmable Timer

- E8 Control
- ED Timer (LSB) TINT0
- EC Timer (MSB) TINT0

**Input frequencies** — Jumper selectable reference 1.2288 MHz  $\pm$  .1% (.814 usec period nominal) or 1.843 MHz  $\pm$  .1% crystal (0.542 usec period, nominal)

**Output Frequencies (at 1.2288 MHz)**

Function	Single timer/counter		Dual timer/counter (two timers cascaded)	
	Min	Max	Min	Max
Real-time interrupt interval	1.63 usec	53.3 usec	3.26 usec	58.25 min
Rate Generator (frequency)	18.75 Hz	614.4 KHz	0.00029 Hz	307.2 KHz

**Interfaces**

**Serial I/O** — EIA Standard RS232C signals provided and supported:

Carrier Detect	Receive Data
Clear to Send	Ring Indicator
Data Set Ready	Secondary Receive Data *
Data Terminal Ready	Secondary Transmit Data *
Request to Send	Transmit Clock
Receive Clock	Transmit Data
	DTE Transmit Clock

\* Optional if parallel I/O port is not used as Automatic Calling Unit.

**Parallel I/O** — Four inputs and eight outputs (includes two jumper selectable auxiliary outputs). All signals compatible with EIA Standard RS232C. Directly compatible with Bell Model 801 Automatic Calling Unit, or equivalent.

**MULTIBUS** — Compatible with iSBC MULTIBUS.

**On-Board Addressing**

All communications to the parallel and serial I/O ports, to the timers, and to the interrupt controller, are via read and write commands from the on-board 8085A CPU.

**Auxiliary Power**

An auxiliary power bus is provided to allow separate power to RAM for systems requiring battery backup of read/write memory. Selection of this auxiliary RAM power bus is made via jumpers on the board.

**Connectors**

Interface	Pins (qty)	Centers (in.)	Mating Connectors
Bus	86	0.156	Viking 2KH43/9AMK12
Parallel I/O	50	0.1	3M 3415-000 or AMP 88083-1
Serial I/O	26	0.1	3M 3462-000 or AMP 88373-5

**Memory Protect**

An active-low TTL compatible memory protect signal is brought out on the auxiliary connector which, when asserted, disables read/write access to RAM memory on the board. This input is provided for the protection of RAM contents during the system power-down sequences.

**Bus Drivers**

Function	Characteristic	Sink Current (mA)
Data	Tri-state	50
Address	Tri-state	15
Commands	Tri-state	32

**Note:** Used as a master in the single board communications computer mode.

**Physical Characteristics**

<b>Width:</b>	30.48 cm (12.00 inches)
<b>Depth:</b>	17.15 cm (6.75 inches)
<b>Thickness:</b>	1.27 cm (0.50 inch)
<b>Weight:</b>	3.97 gm (14 ounces)

**Electrical Characteristics**

**DC Power Requirements**

Configuration	Current Requirements			
	$V_{CC} = +5V$ $\pm 5\%$ (max)	$V_{DD} = \pm 12V$ $\pm 5\%$ (max)	$V_{BB} = -5V(3)$ $\pm 5\%$ (max)	$V_{AA} = -12V$ $\pm 5\%$ (max)
With 4K EPROM (using 2716)	$I_{CC} = 3.4$ max	$I_{DD} = 350$ mA max	$I_{BB} = 5$ mA max	$I_{AA} = 200$ mA max
Without EPROM	3.3A max	350 mA max	5 mA max	200 mA max
RAM only (1)	390 mA max	176 mA max	5 mA max	—
RAM(2) refresh only	390 mA max	20 mA max	5 mA max	—

- Notes:** 1 For operational RAM only, for AUX power supply rating  
 2 For RAM refresh only. Used for battery backup requirements. No RAM accessed  
 3  $V_{BB}$  is normally derived on-board from  $V_{AA}$ , eliminating the need for a  $V_{BB}$  supply. If it is desired to supply  $V_{BB}$  from the bus, the current requirement is as shown

**Environmental Characteristics**

**Operating Temperature:** 0°C to 55°C (32°F to 131°F)

**Relative Humidity:** To 90% without condensation

**Reference Manual**

**502160** — iSBC 544 Intelligent Communications Controller Board Hardware Reference Manual (NOT SUPPLIED)

Reference manuals are shipped with each product only if designated SUPPLIED (see above). Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

**ORDERING INFORMATION**

Part Number	Description
iSBC 544	Intelligent Communications Controller




## iSBC<sup>®</sup> 561 SOEMI (Serial OEM Interface) CONTROLLER BOARD

- Dedicated I/O controller provides a direct connection of MULTIBUS<sup>®</sup>-based systems to an IBM 4361 Mainframe host via IBM's SOEMI (Serial OEM Interface) protocol
- Physical interface is via IBM 3270 coax with a maximum distance of 1.5 km
- Maximum transmission rate of 2.36 Megabits/second
- Dual I/O processors manage both SOEMI and MULTIBUS<sup>®</sup> interfaces
- Includes a SMC-to-BNC cable assembly to attach into the IBM 3270 Information Display System
- On-board diagnostic capability provides operational status of board function and link with the Host
- Supported by a complete family of single board computers, memory, digital and analog I/O, peripheral and graphics controllers' packaging and software

The Intel iSBC<sup>®</sup> 561 SOEMI (Serial OEM Interface) Controller Board is a member of Intel's family of single board computers, memory, I/O, peripheral and graphics controller boards. It is a dedicated intelligent I/O controller on a MULTIBUS form-factor printed circuit card. The board allows OEMs of MULTIBUS-based systems a direct, standard link to an IBM System 4361 environment via the SOEMI (Serial OEM Interface). The iSBC 561 Controller also provides 4361 users access to the broad range of applications supported by hundreds of MULTIBUS vendors.

The SOEMI interface is comprised of an IBM System/370 programming interface and a 3270 coax interface. It is a flexible, high speed, point-to-point serial interface offered as a standard feature on the 4361 processor family. The iSBC 561 SOEMI Controller Board contains two processors and provides the necessary intelligence for conversion, control functions, and buffer management between the IBM mainframe and the MULTIBUS system. This board allows an IBM user to distribute control and information to MULTIBUS compatible systems for a variety of applications including factory automation, data acquisition, measurement, control, robotics, process control, communications, local area networking, medical instrumentation, and laboratory automation.



\*IBM is a trademark of International Business Machine Corp.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied. Information contained herein supersedes previously published specifications on these devices from Intel.

## SOEMI INTERFACE OVERVIEW

The Serial OEM Interface (SOEMI) is a new means of connecting Original Equipment Manufacturer (OEM) MULTIBUS-based systems and subsystems to an IBM 4361 mainframe. Previously, the only low-cost way to attach non-IBM equipment into the IBM mainframe environment was to use 3270 emulation software and hardware adaptors. This type of interface is low-speed (approx. 19.6K bits/sec.) and not very flexible as to the type and format of data that can be transferred. The 3270 emulators must mimic the device formats of the displays and printers that are typically attached on this interface; stripping out command characters, carriage return and line feed characters, etc. The SOEMI Protocol is much faster and more flexible, in that any type of raw data or formatted data may be sent across the connecting coax cable.

The SOEMI attachment into the MULTIBUS system architecture, via the iSBC 561 SOEMI Controller Board, extends the attachment capabilities of the IBM 4361 to a variety of systems, boards, and I/O devices provided by other manufacturers. Figure 1 is an example of the variety achievable on Intel's MULTIBUS (IEEE 796) system architecture.

The SOEMI interface utilizes the System/370 Programming Interface on the IBM 4361 to create the protocols and formats required by a given application for connection to and communication with virtually any type of OEM device.

The System/370 Programming Interface provides the standard System/370 I/O instructions for exchanging data between the host and the MULTIBUS-based system. System/370 applications see MULTIBUS system memory as one or more entities called "spaces." The 4361 host system program writes to and reads from these spaces. The user can define the number of spaces or the layout of fields in the SOEMI interface at his discretion and as required by the application and the MULTIBUS system configuration.

The 3270 coax interface provides the physical connection between the OEM MULTIBUS system and the IBM 4361 host. The coax cable (type RG62AU) can operate over a distance of 1.5 kilometers at a maximum transfer rate of 2.3587 Mbits/second. The distance of 1.5 kilometers can be increased to a maximum of 3 kilometers by installing an IBM 3299 Terminal Multiplexer (repeater) between the IBM 4361 and the MULTIBUS system. The protocol at the coax interface includes a polling mechanism, a set of Write and Read commands, and requires a buffer with an address register at the OEM controller end.

The actual connection to the IBM 4361 is made via the IBM 3270 Information Display System's Display/Printer Adapter (DPA) and/or Work Station Adapter (WSA) coax ports. The DPA can drive up to sixteen 3270/SOEMI coax ports, and is the standard configuration. The WSA is an optional add-on to the IBM 4361 that increases the total number coax ports supported to 40. A typical 4361 configuration can support an aggregate data rate of approximately 45K Bytes/second (approx. 360K bits/second).




Figure 1. IBM 4361-to-MULTIBUS® Attachment Capability Block Diagram

### OPERATING ENVIRONMENT

The iSBC 561 board functions as a slave to the host mainframe, reacting and executing under System/370 program control as a mainframe resource. In addition, it has a full multimaster MULTIBUS interface that allows the board to arbitrate for bus ownership, generate bus clocks, respond to and generate interrupts, etc. With the iSBC 561 controller connected to the 4361 mainframe, all MULTIBUS system resources are available to the IBM host program/controller. From the IBM 4361 side, the mainframe is capable of accessing the entire 16 MBytes of MULTIBUS system memory, 64K Bytes of I/O space, and all on-board resources of the iSBC 561 board. Other intelligent MULTIBUS boards access iSBC 561 controller services through normal interrupt mechanisms.

Using the SOEMI interface in a relatively low-level application may simply require the user to write System/370 application control programs that reside in the IBM 4361 mainframe. A more elaborate implementation would also involve application programs that reside in the MULTIBUS system under its "native" operating environment (i.e., iRMX or XENIX operating systems) and an end-to-end protocol that ties both sets of application programs together.

### ARCHITECTURE

The iSBC 561 board is functionally partitioned into three major sections: the front-end section, the common section, and the back-end section (see Figure 2).




Figure 2. ISBC® 561 SOEMI (Serial OEM Interface) Controller Board Functional Block Diagram



## Front-end Processor Section: IBM 4361 Interface

The front-end section of the iSBC 561 Controller board interfaces with the IBM mainframe via the IBM 3270 Information Display System, and consists of an 8X305 Signetics microcontroller, the 8X305 instruction memory, and the coaxial interface. The 8X305 executes the coax commands and places the structured field's instructions in shared memory buffers for subsequent execution by the back-end processor. The front-end instruction memory consists of three 2K x 8 bit PROMs which provide the instruction code for the 8X305 processor and the information needed to generate the various control signals required by the 8X305 to elicit system functions. The information contained in each PROM is not modifiable by the user. The coaxial interface is based on a DP8340 transmitter component that converts 8-bit parallel data received from the front-end processor to a 12-bit serial stream, and a DP8341 receiver component, that converts a 12-bit serial stream of data from the mainframe to parallel data with separated command and parity bits.

## Common Section: Shared Memory Buffer

The common section of the iSBC 561 board consists of two 8 bit, bi-directional message registers and a 16K x 8 bit static RAM shared buffer. This shared memory buffer between the front-end processor and the back-end processor is the resource for transferring information and control messages between the IBM 4361 host and the MULTIBUS system.

## Back-end Processor Section: MULTIBUS® Interface

The back-end section of the board provides an intelligent interface to the MULTIBUS system bus, and consists of the 8086-2 microprocessor, local memory, bus interface circuitry, and memory-mapped logic. The 8086 processor is capable of either retrieving information the 8X305 placed in the shared buffer, or placing information in the shared buffer, depending on the direction of the transfer and type of operation or task to be performed. The information is stored in the shared buffer as a set(s) of structured fields. The back-end processor transfers this information by performing 8- or 16-bit data transfers to or from the MULTIBUS system bus, the shared buffer, and the local memory.

The control program for this high-speed, back-end processor is resident in two local ROM sites. The processor also has access to 16K bytes of static RAM for local data storage.

The back-end section interfaces to other MULTIBUS boards through two bus controllers, a bus arbiter, and the address, data, and command buffers for access over the 24 address lines and 16 data lines of the MULTIBUS system bus.

## OPERATION FLOW

The commands and information passed along the coax by the IBM 4361 host to the iSBC 561 controller represent what is known as a "structured field." The iSBC 561 front-end processor strips out the 12-bit protocol header deposits the remaining structured field(s) in the shared memory buffer, and notifies the back-end processor. The back-end processor then processes these structured fields in order to access the proper MULTIBUS memory space and I/O ports. It then deposits the information or task in the space and notifies the MULTIBUS subsystem master that a transfer has occurred and is awaiting service.

When requiring service, the MULTIBUS system application sends an interrupt to the iSBC 561 board. The board then issues an attention to the mainframe. At this point, the 4361 is under no obligation or time constraint to service the interrupt, and its response is application dependent.

The mainframe issues commands to service the interrupt. The information concerned with the interrupt is then passed through the shared memory and serialized by the iSBC 561 board before being sent to the mainframe. The exact communications protocol used for this end-to-end transfer is defined by the user application programs running in both operating environments.

## Interface Connector/Cable Assembly

The cable assembly used to connect the iSBC 561 SOEMI Controller Board to the IBM mainframe cable assembly consists of RG180 type cable having an SMC connector on one end (which mates to the iSBC 561 board right angle SMC connector) and a BNC connector on the other end (which mates to the IBM mainframe cable assembly connector).



## SPECIFICATIONS

### Operational Characteristics

- Back-end processor — Intel 8086-2/5 MHz  
— 20-bit address path; 8/16-bit data path
- Front-end processor — Signetics 8X305/8 MHz  
— 16-bit instruction path; 8-bit data path
- Serial Transfer Rate — 2.3587 Mbits/second (max. bit rate)  
— 360K bits/second (approx. aggregate throughput)
- Serial Transfer Rate — Binary dipulse (with 12-bit serial stream)
- Memory Capacity — All iSBC 561 controller board memory is available to on-board firmware only.
- Common memory — 16K Bytes of Shared Buffer memory (SRAM @ 0 wait state access)
- 8086-2 memory — 16K Bytes of EPROM;  
16K Bytes of SRAM
- 8X305 memory — 4K Bytes of Instruction memory (EPROM)  
— 2K Bytes of Control memory (EPROM)

### Physical Characteristics

- Width: 30.48 cm (12.00 in)  
Height: 17.15 cm (6.75 in)  
Depth: 1.78 cm (0.70 in)  
Weight: 510 gm (18 oz)

### Electrical Characteristics

- DC Power Requirements:  
Voltage — +5V  
Current (Max) — 6.28A  
Current (Typ) — 5.46A  
Power Dissipation (Max) — 35.5VA

### Cable Characteristics

- Impedance: coax connector – 50 ohms (nominal)  
external cable (user furnished) –  
95 ohms (nominal)
- Capacitance: 35 pF/ft
- Propagation: 1.6 ns/ft

### Environmental Characteristics

- Operating Temperature: 0° to 55°C at 200 LFM air velocity
- Operating Humidity: 10 to 85% non-condensing (0° to 55°C)
- Non-Operating Temperature: –40° to 75°C
- Shock: 30G for a duration of 11 ms with ½ sinewave shape.
- Vibration: 0 to 55 Hz with 0.0 to 0.010 inches peak to peak excursion.

### Reference Manuals

- 147048-001 — iSBC 561 SOEMI (Serial OEM Interface) Controller Board Hardware Reference Manual (NOT SUPPLIED)

Reference manual may be ordered from any Intel sales representative, distributor office, or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051.

- GA33-1585-0 (File No. S370-03) — IBM Serial OEM Interface (SOEMI) Reference Manual (NOT SUPPLIED)

Reference manual may be ordered from IBM Advanced Technical Systems; Dept. 3291, 7030-16; Schoenaicherstr. 220; 7030 Boeblingen. Federal Republic of Germany.

## ORDERING INFORMATION


Part Number	Description
iSBC 561	SOEMI (Serial OEM Interface) Controller Board



## iSBC® 580 MULTICHANNEL™ BUS TO iLBX™ BUS INTERFACE

- MULTICHANNEL™ I/O bus 16-bit Talker/Listener interface
- Data rates up to 5.3 megabytes per second
- iLBX™ bus master interface (primary or secondary)
- Addresses up to 16 megabytes of iLBX™ bus memory
- Supports MULTIBUS® interrupts
- MULTIBUS® form factor

The iSBC® 580 Interface Board is a member of Intel's complete line of MULTIBUS® microcomputers which maximize system performance by using separate optimized buses for intra-system communication (MULTIBUS system bus), high speed I/O (MULTICHANNEL™ DMA I/O bus), expansion I/O (iSBX™ I/O expansion bus) and high-speed memory expansion (iLBX™ execution bus). The iSBC 580 board provides a key element in the enhanced MULTIBUS system architecture by implementing a MULTICHANNEL I/O bus to iLBX bus interface on a single 6.75 x 12.00 inch printed circuit board. Using an LSI state machine with standard on-chip firmware to maximize throughput, the on-board Intel® 8048 Single Component Microcomputer transfers data between a MULTICHANNEL Controller, device and up to 16 megabytes of iLBX bus resident memory at rates up to 5.3 megabytes per second. Acting as a MULTICHANNEL Talker/Listener, the iSBC 580 board increases the system's overall performance by transferring data between the MULTICHANNEL I/O bus and system memory without using the MULTIBUS system bus. As shown in Figure 1, this allows other system tasks to utilize MULTIBUS resources while high-speed I/O block transfers are occurring simultaneously. The board's high throughput and independence from MULTIBUS activities make it an ideal solution for applications that must transfer large amounts of data in and out of a MULTIBUS system, such as MULTIBUS to host computer links and mass storage, graphics display and high-speed data acquisition subsystem interfaces.



**FUNCTIONAL DESCRIPTION**

**MULTICHANNEL™ Interface Capabilities**

The MULTICHANNEL I/O bus is designed to provide a general purpose, high-speed data path between a microcomputer system and up to 15 block transfer devices. Using a 16-bit wide data bus and a simple asynchronous handshaking scheme, the MULTICHANNEL bus can operate over distances up to 15 meters (50 feet) with a maximum burst throughput of 8 megabytes/second. The bus consists of 16 address/data lines, 6 control lines, 2 interrupt lines, parity lines and reset. Via these signals, a MULTICHANNEL Supervisor or Controller may configure and then initiate a block data transfer with any other device on the bus.

The iSBC 580 board acts as a 16-bit only Talker/Listener device on the MULTICHANNEL I/O bus. As a Talker/Listener, the board will respond to Register Read or Write and DMA requests issued by the MULTICHANNEL Supervisor (typically an iSBC 589 board) or by a MULTICHANNEL Controller device.

The iSBC 580 board implements 32 MULTICHANNEL Device Registers. The first three registers are the standard STO Status, SRQ Status and SRQ Mask Registers, as defined by the MULTICHANNEL Bus Specification. The remaining registers are used to communicate with the on-board firmware and for user data storage. The firmware operations which may be initiated by writing to the Command Register are listed in Table 1. The iSBC 580 board always sends and receives a 16-bit word on the MULTICHANNEL interface but, the iSBC®

580 device registers (see Table 2) are 8-bit only. Register Write operations use only the low order 8-bits (AD0-AD7). Register Read operations place the data on the low order data lines of the MULTICHANNEL I/O bus and set the high order data lines to FFH.

Command Code (Hex)	Operation
0	No Operation
1	Go off line forever
2	STO poll (diagnostic)
3	SRQ poll (diagnostic)
4	Set on-board timer
5	Read on-board timer
6	Start on-board timer
7	Stop on-board timer
8	Generate Task Complete interrupt
9	Perform checksum on firmware (diagnostic)
A	Turn on-board LED on
B	Turn on-board LED off
C	Reset
D, E	Reserved
F	Set interrupt mask
10	Read interrupt mask
11-1F	Reserved

Table 1. iSBC® 580 Firmware Commands




Figure 1. iSBC® 580 board, configured as an iLBX™ Bus Primary Master, transfers data between iLBX™ memory and MULTICHANNEL™ devices without using the system bus. The iSBC® 589 board acts as the MULTICHANNEL™ Supervisor and performs data transfers between MULTIBUS® memory and MULTICHANNEL™ devices.

The iSBC 580 board can generate maskable MULTICHANNEL STO interrupts when the board detects a parity error in incoming MULTICHANNEL data, when the board attempts to address non-existent iLBX memory or when the board detects a MULTIBUS interrupt from the system in which it resides. The last type of interrupt allows a single board computer to send an interrupt via the iSBC 580 board to the MULTICHANNEL Supervisor located in another MULTIBUS system. The board can also generate a number of SRQ interrupts on the MULTICHANNEL bus as shown in Figure 2.




Figure 2. iSBC® 580 Interrupt Mask Register (14H)

**iLBX™ Bus Interface Capabilities**

Used in conjunction with the MULTIBUS interface, the iLBX bus is designed to provide off-board memory and I/O expansion for single board computers while maintaining on-board performance. The iLBX bus provides high-speed access to compatible expansion boards by granting privileged use of the bus to a single Primary Master. The bus also provides limited access to iLBX bus expansion boards for, at most, one Secondary Mas-

ter that requires only occasional or non-concurrent access to iLBX resources. The iLBX bus, with 16 data lines, 24 address lines plus control, parity and interrupt signals, utilizes all the pins on the P2 connector except the four pins dedicated to the high-order address lines of the MULTIBUS interface. The non-multiplexed address and data lines provide access to up to 16 megabytes of iLBX bus resident memory, on up to 4 separate expansion boards, at speeds comparable to that of a single board computer's on-board resources.

The iSBC 580 board is configurable as either a Primary or a Secondary Master on the iLBX bus. Figure 1 shows a typical system configuration, with an iSBC 580 board acting as a Primary Master. The board can access up to 16 megabytes of iLBX memory. Supporting 16-bit transfers on the MULTICHANNEL bus, the board accesses memory as 16-bit words on even byte iLBX address boundaries. To increase the performance of iLBX memory read operations, the iSBC 580 board prefetches data from memory while the current data word is being transferred over the MULTICHANNEL I/O bus.

Register	Address
STO Status	00H
SRQ Status	01H
SRQ Mask	02H
RESERVED	03H-0FH
General Purpose Registers	10H*-1FH

\* NOTE: 10H used as Command Register.

Table 2. iSBC® 580 MULTICHANNEL™ Device Register Set

**SPECIFICATIONS**

**MULTICHANNEL™ Bus**

**Interface** — Basic Talker/Listener

**Transfer Mode** — 16-bit

**Device Address** — Jumper selectable between 00H and 0EH

**Registers** — STO status, SRQ status, SRQ mask plus device specific registers

**Signal Level** — TTL compatible

**iLBX™ Bus**

**Interface** — Primary or Secondary (default) Master

**Transfer Mode** — 16-bit

**Addressing** — 16 megabytes on even byte boundaries only

**Signal Level** — TTL compatible

**MULTIBUS® Interface**

**Data** — None

**Addressing** — None

**Interrupts** — Jumper configurable to use any 1 of the 8 MULTIBUS interrupt lines. Interrupts are edge triggered.

**Signal Level** — TTL compatible

**Throughput**

5.3 megabytes/sec (2.65 megatransfers) max.

**Connectors****iLBX™ BUS INTERFACE****Double-Sided Pins** — 60**Centers** — 0.100 in.**Mating Connectors\*** — Kelam RF30-2803-5  
T&B Ansley A3020  
(609-6025 modified)**MULTICHANNEL™ BUS INTERFACE****Pins** — 60**Centers** — 0.100 in.**Mating Connectors\*** — 3M 3334-6000  
Berg 65949-960

\* Connectors compatible with those listed may also be used.

**Physical Characteristics****Width** — 12.00 inches (30.5 cm)**Height** — 6.75 inches (17.1 cm)**Depth** — 0.60 inches (1.5 cm)**Weight** — 12 ounces (340 gm)**Environmental Characteristics****Operating Temperature** — 0° to 55°C**Relative Humidity** — to 90% (without condensation)**DC Power Requirements****Voltage** — +5 volt only  $\pm 5\%$ **Current** — 2.5 amps (typical)**Reference Manuals****144457-001** — iSBC 580 MULTICHANNEL to iLBX Bus Interface Board Hardware Reference Manual (NOT SUPPLIED)**143269-001** — Intel MULTICHANNEL Bus Specification (NOT SUPPLIED)**144456-001** — Intel iLBX Bus Specification (NOT SUPPLIED)**142996-001** — iSBC 589 Intelligent DMA Controller Board Hardware Reference Manual (NOT SUPPLIED)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, CA 95051


**ORDERING INFORMATION****Part Number Description**SBC 580 MULTICHANNEL to iLBX Bus  
Interface Board

# iSBC<sup>®</sup> 589

## INTELLIGENT DMA CONTROLLER

- Configurable as either an intelligent slave or MULTIBUS<sup>®</sup> master
- 5 MHz 8089 I/O Processor
- MULTICHANNEL<sup>™</sup> DMA I/O bus interface with Supervisor, Controller or Basic Talker/Listener capabilities
- Two 8/16-bit iSBX<sup>™</sup> bus connectors
- DMA transfer rates up to 1.25 megabytes per second
- User Command Interface Firmware Package provides high level I/O commands
- 8K bytes of high-speed dual-ported static read/write memory
- Sockets for up to 32K bytes of read only memory or additional byte-wide static RAMs
- Three programmable timers

The iSBC 589 Intelligent DMA Controller is a member of Intel's complete line of MULTIBUS microcomputer systems which take full advantage of VLSI technology to provide economical computer based solutions for OEM applications. The iSBC 589 board is a general purpose, programmable, high-speed DMA controller on a single 6.75 x 12.00 inch printed circuit board. Using the board's dual-port RAM and standard EPROM resident firmware, the on-board Intel 8089 I/O Processor can perform memory to memory block transfers and complex I/O operations via two iSBX connectors and the MULTICHANNEL I/O bus at DMA transfer rates up to 1.25 megabytes per second. Acting as an intelligent slave to one or more iSBC 286, iSBC 186, iSBC 86, iSBC 88 or iSBC 80, single board computers, the iSBC 589 board enhances the system's overall performance by relieving the host CPU of time consuming I/O operations. The board's unique combination of performance, on-board intelligence and flexible hardware I/O interfaces make the iSBC 589 board the ideal solution for applications with specialized I/O requirements, such as high-speed data acquisition, graphics, instrument automation and specialized peripheral control, that previously would have necessitated an expensive custom designed I/O controller.



The following are trademarks of Intel Corporation and may be used only to describe Intel products: Intel, CREDIT, Index, Insite, Intellec, Library Manager, Megachassis, Micromap, MULTIBUS, PROMPT, UPI,  $\mu$ Scope, Promware, MCS, ICE, iRMX, iSBC, iSBX, MULTIMODULE and iCS. Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

© INTEL CORPORATION, 1982

## FUNCTIONAL DESCRIPTION

### Two Modes of Operation

The iSBC 589 Intelligent DMA Controller is capable of operating either as a stand-alone, high-speed data acquisition controller or as an intelligent slave. In stand-alone mode, external requests cause the Intel 8089 I/O Processor to execute I/O programs contained in its on-board memory. As an intelligent slave to one or more Intel single board computers, the IOP can perform sophisticated DMA operations in response to high level commands issued by the host processor. While operating in either mode, the iSBC 589 board may act as a MULTIBUS master to access any system memory or I/O resources.

### Input/Output Processor


The iSBC 589 board contains a 5 MHz Intel 8089 HMOS I/O Processor, whose architecture and instruction set have been optimized for performing DMA operations. The DMA function of the 8089 IOP uses a two cycle approach where the information actually flows through the 8089 IOP. This ap-

proach to DMA vastly simplifies the bus timings and enhances compatibility with memory and peripherals, in addition to allowing operations to be performed on the data as it is transferred. Operations can include such constructs as translate, where the 8089 automatically vectors through a lookup table and mask compare, both on the "fly". This DMA capability includes flexible termination conditions (such as external terminate, mask compare, single transfer and byte count expired).

The 8089 IOP supports two logically and physically separate I/O channels. The IOP maintains separate register sets for each I/O channel which allows the processor to alternate operation between the two channels without incurring context switching overhead delays.

### DMA Capabilities

The iSBC 589 board supports both individual byte or word data transfers and DMA block transfer operations among its MULTICHANNEL interface, two iSBX connectors, on-board RAM and the MULTIBUS interface. Each of these devices may be combined





with any other as the source and destination for a DMA operation. The same firmware commands are used for all of the DMA source and destination combinations.

### **MULTICHANNEL Capabilities**

The MULTICHANNEL bus provides a high-speed 8-bit or 16-bit wide data path for block data transfers between external devices, such as instruments, peripherals and other computers, and the iSBC 589 board. The iSBC 589 board can access up to 15 other devices on the MULTICHANNEL bus at distances of up to 15 meters and has the ability to address up to 16 megabytes of memory and 16 megabytes of I/O on each device.

The iSBC 589 Intelligent DMA Controller can interface to the MULTICHANNEL bus in one of three modes: as a Basic Talker/Listener, a Controller, and a Supervisor. In Basic Talker/Listener Mode, the iSBC 589 board monitors the MULTICHANNEL for requests from a Controller or the bus Supervisor to perform a read or a write operation, but it has no bus control capabilities. In Controller Mode, the board can request temporary control of the MULTICHANNEL bus from the bus Supervisor and thus initiate data transfer operations. In its MULTICHANNEL Supervisor configuration, the iSBC 589 has the capability to initiate data transfers on the bus, program other devices on the MULTICHANNEL bus, resolve and grant bus priority to other devices, monitor bus status, handle bus interrupts, and control the MULTICHANNEL bus reset line. All of these functions are maintained by the on-board firmware based on parameter inputs from the host. Please refer to the MULTICHANNEL BUS SPECIFICATION for detailed descriptions of these modes.

### **iSBX™ Bus Capabilities**

The iSBC 589 Controller contains two iSBX connectors which can support either 8-bit or 16-bit MULTIMODULE boards. The iSBX connectors are situated so that either two single-wide modules or one single-wide and one double-wide MULTIMODULE board may be installed. A wide variety of standard peripheral controllers and analog and digital I/O MULTIMODULE boards are currently available. In addition, the iSBX connectors provide an opportunity to add over 30 square inches of user designed hardware to the iSBC 589 board which can be used to implement specialized I/O interfaces. For more information on specific iSBX

MULTIMODULE boards, consult the Intel OEM Microcomputer System Configuration Guide.

### **MULTIBUS® Capabilities**

MULTIBUS system memory and I/O resources may be used as the source or the destination for an iSBC 589 board transfer operation. The iSBC 589 DMA Controller may also be used as a high-speed data mover to transfer blocks of data from one MULTIBUS system RAM area to another. MULTIBUS system memory may also be used to store Parameter Blocks to be executed by the on-board firmware package. The iSBC 589 board, acting as a MULTIBUS Master, can access up to 16 megabytes of MULTIBUS memory and up to 64K MULTIBUS I/O locations.

Two MULTIBUS transfer modes are available. Selection of the desired mode is done via the Parameter Block. Transfer rates of up to 900K bytes per second may be achieved in shared bus mode, where the iSBC 589 board requests access to the system bus for 1.4 microseconds to transfer one byte or word to or from memory. In BUSLOCK mode, the iSBC 589 is established as the sole master which may access the system bus for the duration of the block data transfer. In BUSLOCK mode, the iSBC 589 board can transfer up to one megabyte per second.

### **User Command Interface Firmware Package**

The iSBC 589 board is supplied with a firmware package contained in two Intel 2732A EPROMs that greatly simplifies programming by providing a high level software interface to the on-board resources. In the majority of applications, the board may be programmed entirely via the firmware and without writing any 8089 IOP assembly language code. The firmware package supports the two channel operation of the 8089 IOP. Each channel has its own Parameter Block area containing the required information for independent channel operation.

To invoke an I/O operation, the user creates one or more Parameter Blocks in memory which describe the desired operation. The firmware, which consists of a series of 8089 IOP assembly language task programs, will interpret the Parameter Blocks to configure the board's interfaces or to perform byte, word or DMA block transfers. Each Parameter Block consists of a command byte, status byte, data source and destination pointers and

other information as shown in Table 1. Commands recognized by the firmware package are listed in Table 2. The Execute User Task command is of special interest because it allows the user to extend the capabilities of the iSBC 589 board by adding his own 8089 IOP assembly language routines to the firmware package, while retaining the structure and standard functions supplied by the firmware.

**Table 1. User Command Interface Firmware Parameter Block Byte Format**

Command Byte
Status Byte
Command Chaining Pointer
Command Chaining Pointer
Command Chaining Pointer
Command Chaining Pointer
Device Number
MULTICHANNEL Data Type
Memory Pointer or Register Number
Memory Pointer or Register Number
Memory Pointer or Data Storage Location
Memory Pointer or Data Storage Location
Device Number
MULTICHANNEL Data Type
Memory Pointer or Register Number
Memory Pointer or Register Number
Memory Pointer
Memory Pointer
Byte Counter
Byte Counter
Byte Counter

In addition to executing transfer operations, the firmware package executes an initialization sequence which prepares the 8089 IOP and the on-board RAM, EPROM and I/O resources for further firmware execution.

### RAM Capabilities

In its standard configuration, the iSBC 589 board contains 8K bytes of high-speed, dual-ported static RAM. The first 256 bytes are dedicated for use by the on-board firmware. The remaining on-board RAM may be used for storing additional Parameter Blocks for the firmware or as a data buffer for I/O operations. This memory is always addressed by the 8089 IOP as locations 0000H to 1FFFH. However, for MULTIBUS accesses through the dual-port, the RAM base address may be configured on any 8K-byte boundary in the first megabyte page of the MULTIBUS memory space. Users may install additional on-board RAM by placing two byte-wide RAMs in the 28-pin JEDEC standard sockets. The additional RAM is accessible only by the on-board 8089 IOP.

### EPROM Capabilities

The iSBC 589 board can be configured with up to 32K bytes of non-volatile read only memory. Four 28-pin sockets are provided for the use of Intel 2716, 2732 and 2764 EPROMs or byte-wide RAMs.

**Table 2. User Command Interface Firmware Package Commands**

Command	Description
NO-OP	Test the intelligent slave interface on the iSBC 589 board. The board reads the Parameter Block, generates status and interrupts the host on completion.
REGISTER WRITE	Write either a word or byte of data from the Data Storage Location within the Parameter Block to the location specified by the Parameter Block Device Number and Register Number.
REGISTER READ	Read either a word or byte of data from the location specified by the Parameter Block Device Number and Register Number to the Data Storage Location within the Parameter Block.
PERFORM DMA	Transfer data beginning at the location specified by the source Memory Pointer, Device Number and Register Number parameters to the location specified by the destination Memory Pointer, Device Number and Register Number parameters. The number of transfers is specified by the Byte Count parameter. A Byte Count of 0 enables DMA until an external terminate condition is sensed.
EXECUTE USER TASK	Transfer 8089 IOP program execution from the Firmware Package to a user defined 8089 assembly language routine beginning at the location specified by the Memory Pointer parameter. Upon completion, the user task returns control to the firmware.

In the default configuration, the board is jumpered for 32K devices, and, two 2732A EPROMs containing the firmware package are installed. Users who wish to extend the capabilities of the firmware may do so by programming unused locations in the firmware PROMs, installing two additional 2732A PROMs or copying the firmware into 2764s along with their own code. As an alternative, two byte-wide RAMs of equal or smaller capacity may be installed in the open sockets and used in conjunction with the firmware PROMs.

### Programmable Interval Timers

Three independent, fully programmable 16-bit interval/event counters are provided by an 8254-12 Programmable Interrupt Timer. Each counter may operate in either BCD or binary mode. One counter is used by the firmware package, leaving two counters available to the firmware user. These timers may be used for a variety of on-board and off-board functions including timed-interval DMA requests and terminations or fail safe time out control for I/O operations.

### System Development Capabilities

For applications where it is necessary to extend the User Command Firmware Package by writing additional 8089 IOP assembly language code, the development cycle can be significantly reduced and simplified by using the Intellec Series Microcomputer Development Systems. The 8089 IOP Software Support Package which includes a Macro assembler, linker, locator and PROM mapper is supported by the ISIS-II disk-based operating system.

### In-Circuit Emulator

The ICE-86A or ICE-86 and ICE-86U upgrade kit provide the necessary link between the software development environment provided by the Intellec system and the "target" iSBC 589 execution system. In addition to providing a mechanism for loading executable code and data into the iSBC 589 board, the In-Circuit Emulator provides a sophisticated command set to assist in debugging software and in final integration of the user hardware and software.

## SPECIFICATIONS

### 8089 IOP

#### WORD SIZE

**Instruction** — 16 to 40-bits

**Data** — 8, 16-bits

#### SYSTEM CLOCK

5.0 MHz ± 0.1%

#### CYCLE TIME

2.2 microseconds for the fastest instructions

### System Access Time

**Dual-port Memory** — 550 nanoseconds (worst case, without contention from on-board access)

### I/O Capacity

**MULTICHANNEL I/O Bus** — 1 MULTICHANNEL port which supports 8 and 16-bit transfers and can be configured as a Basic Talker/Listener, Controller or Supervisor

**iSBX™ MULTIMODULE™** — Two (2) iSBX MULTIMODULE boards

### I/O Addressing

Interface	I/O Addresses
iSBX Connector #1	FF80 thru FF9F
iSBX Connector #2	FFA0 thru FFBF
MULTICHANNEL	FFD0 thru FFEE
Interval Timer	FFC8 thru FFCE
Other On-board Devices	FFC0 thru FFC6 FFF0 thru FFFE

### Memory Capacity

#### ON-BOARD EPROM

Device	Total Capacity	Address Range
2716	8K bytes	FE000-FFFFFH
2732A	16K bytes	FC000-FFFFFH
2764	32K bytes	F8000-FFFFFH

#### ON-BOARD RAM

**Total Capacity** — 8K bytes

**On-Board Address** — 00000-01FFF<sub>H</sub>

**MULTIBUS® Address** — Jumper selectable on 8K byte boundaries. Default is 0<sub>H</sub>.

**I/O Transfer Rates** (microseconds/tranfer)

	MULTICHANNEL	ISBX™	MULTIBUS®		On-Board RAM
			Shared	Buslock	
MULTICHANNEL	—	2.0	2.4	2.2	1.8
iSBX	2.0	2.0	2.4	2.2	2.0
MULTIBUS (Shared)	2.4	2.4	2.8	—	2.2
MULTIBUS (Buslock)	2.2	2.2	—	2.4	2.0
On-Board RAM	1.8	1.8	2.2	2.0	1.6

**Timers**

**Input Frequencies** — Jumper selectable at 1.25 MHz, 625 KHz or 312.5 KHz

**Output Frequencies/Timing Intervals** —

Function	Single Timer/Counter		Dual Timer/Counter (Two Timers Cascaded)	
	Minimum	Maximum	Minimum	Maximum
Real-time delay	1.6 usec	210 msec	3.2 usec	$1.37 \times 10^4$ sec
Programmable one-shot	1.6 usec	210 msec	3.2 usec	$1.37 \times 10^4$ sec
Rate generator	4.76 Hz	625 KHz	$7.3 \times 10^{-5}$ Hz	312.5 KHz
Square-wave rate generator	4.76 Hz	625 KHz	$7.3 \times 10^{-5}$ Hz	312.5 KHz
Software triggered strobe	1.6 usec	210 msec	3.2 usec	$1.37 \times 10^4$ sec
Hardware triggered strobe	1.6 usec	210 msec	3.2 usec	$1.37 \times 10^4$ sec

**Connectors**

Interface	Double-Sided Pins (qty.)	Centers (in.)	Mating Connectors*
MULTIBUS System Bus	86	0.156	ELFAB BS1562043PBB Viking 2KH43/9AMK12 Soldered PCB Mount EDAC 337086540201 ELFAB BW1562D43PBB EDAC 337086540202 ELFAB BW1562A43PBB Wire Wrap
Auxiliary Bus	60	0.100	EDAC 345060524802 ELFAB BS1020A30PBB EDAC 345060540201 ELFAB BW1020D30PBB Wire Wrap
iSBX Bus (2)	36	0.100	iSBX 960-5
MULTICHANNEL Bus	60	0.100	3M 3334-6000 BERG 65949-960

\*NOTE: Connectors compatible with those listed may also be used.

**Interfaces**

**MULTIBUS®** — All signals TTL compatible

**MULTICHANNEL** — All signals TTL compatible

**ISBX™ Bus** — All signals TTL compatible

**Timers** — All signals TTL compatible

**Auxiliary Power/Memory Protect**

There is no provision made on the iSBC 589 board for battery backup of RAM or for power fail detection.

**MULTIBUS® Bus Drivers**

Function	Characteristic	Sink Current (mA)
Data	Tri-state	32
Address	Tri-state	32
Commands	Tri-state	32

**Physical Characteristics**

**Width** — 12.00 in (30.48 cm)

**Height** — 7.05 in (17.9 cm)

**Depth** — .50 in (1.27 cm)

**Weight** — 16 oz (453.6 gm)

**Environmental Characteristics**

**Operating Temperature** — 0°C to 55°C

**Relative Humidity** — to 90% (without condensation)

**Electrical Characteristics**
**DC POWER REQUIREMENTS**

Configuration	Current Requirements (+ 5V + 5% maximum)
Without EPROM	4.7 amps
With 8K EPROM (using four 2716s)	5.4 amps
With 8K EPROM* (using two 2732As)	5.0 amps
With 16K EPROM (using four 2732As)	5.3 amps
With 32K EPROM (using four 2164s)	5.3 amps

\* Factory default configuration

**Reference Manuals**

**142996-001** — iSBC 589 Intelligent DMA Controller Board Hardware Reference Manual (Not Supplied)

**142686-001** — Intel iSBX Bus Specification (Not Supplied)

**143269-001** — Intel MULTICHANNEL Bus Specification (Not Supplied)

Manuals may be ordered from any Intel sales representative, distributor office or from Intel Literature Department, 3065 Bowers Avenue, Santa Clara, California 95051

**ORDERING INFORMATION**

Part Number	Description
SBC 589	Intelligent DMA Controller Board











## **iSBC® 570, 576, 577 INTEL SPEECH TRANSACTION FAMILY**

- **Friendly man-machine interface—speech is the most natural and most easily learned form of interaction for man.**
- **Lower data entry cost—source data capture**
- **Higher accuracy—operator mental encoding is eliminated.**
- **Freedom of Movement—More efficient work flow**
- **Hands and eyes free—ability to perform another primary task**
- **Easier training—interactive, generic terminology**
- **Complements keyboard/CRT—new dimension to data entry**

Users world wide are recognizing the many advantages of having Automatic Speech Recognition (ASR) and Electronic Speech Synthesis (ESS) in their products and applications. Speech I/O is a new dimension in data entry/control that complements other I/O mechanisms.

Speech I/O as a direct man-machine interface can be used for a broad range of applications, such as office and factory automation, computer-aided design, QC inspection stations, inventory control—and many more. Whatever your application is, the benefits of speech I/O are measured in dollars saved, improved productivity and improved product quality.



The following are trademarks of Intel Corporation and its affiliates and may be used only to identify Intel products: BXP CREDIT, i, ICE, ICS, Im, Insite, Intel, INTEL, Intelevison, Intellec, iMMX, IOSP, IPDS, IRMX, ISBC, ISBX, Library Manager, MCS, MULTIMODULE, Megachassis, Micromainframe, Micromap, MULTIBUS, Multichannel, Plug-A-Bubble, PROMPT, Promware, RMX/80, System 2000, UPI, and the combination of ICS, IRMX, ISBC, ISBX, ICE, MCS, or UPI and a numerical suffix. Intel Corporation Assumes No Responsibility for the use of Any Circuitry Other Than Circuitry Embodied in an Intel Product. No Other Patent Licenses are Implied. ©INTEL CORPORATION, 1982. FEBRUARY 1983

In computer-aided design and manufacturing (CAD/CAM), design commands by speech allow the design engineer to keep his attention focused on the actual graphic elements.

In manufacturing, speech transactions provide important advantages in productivity. Defect tracing, production line monitoring and synchronization, and factory data collection, all benefit from direct human speech to computer communication.

In the automated office, ever-increasing machine intelligence can be controlled without mastering of typing skills.

The basic concept of a speech I/O system is shown in Figure 1. The speech I/O system provides a human-oriented interface with a machine-oriented computer-based information system or process. The speech I/O system recognizes speech inputs, provides visual/audio prompts and verification, and handles message editing and buffering. Depending on what was recognized, digitally coded data is then used to interact with the machine-oriented computer-based system.

The functional blocks of a speech I/O system are shown in Figure 2.

A complete system includes not just the capabilities for signal conditioning, Automatic Speech Recognition (ASR), and Electronic Speech Synthesis (ESS), but must include speech transaction processing as well. The Speech Transaction Processing task includes:

- The conversion between spoken language and coded representation
- Operator prompting and feedback
- Message editing
- Message buffering

In addition, development tools should be available for the generation of speech transaction files that will define the operations of the speech I/O system. Figure 3 shows the function of each member of the Intel Speech Transaction Family.

The Intel Speech Transaction Family, iSBC® 570, iSBC® 576 and iSBC® 577, is a family of products that provides a minimal risk path to add speech Input/Output (I/O) to your product line. The Speech Transaction Family will allow you to move from evaluation to integral speech driven products without major redesigns. Depending on your stage of product development, whether it is an evaluation, or a product simulation, or an add-on speech option, or a




Figure 1. Basic Concept




Figure 2. Functional Blocks of Speech I/O System.

fully integrated speech product, the Speech Transaction Family's flexibility allows your speech I/O application to grow with a minimal amount of engineering effort. The Speech Transaction Family allows you to adapt your product to various markets as your application needs change, without a major redesign. Whether it is a configured speech development system, or easy-to-integrate speech board, or a maximum value-added speech component chip set, an Intel product is ready to meet your needs.

Development of your speech I/O system may have been your stumbling block in the past. The requirement for speech technology expertise, extensive hardware development and extensive software development are a thing of the past. Integral to the Speech Transaction Family are highly sophisticated computer-based design and development tools that will take you from product concept to a working speech product with a minimal effort. In-depth knowledge of speech algorithms and of speech human factors considerations are no longer an absolute requirement of your system designers.

Intel provides the total solution. Speech hardware has been designed to work with our wide selection of MULTIBUS® single-board computers, memory cards, and data I/O cards. Speech software is based on the Real-Time Multi-Tasking Executive (RMX-88). Speech transaction software development has been implemented on our universal iSWS 090 Speech I/O Engineering Workstation. All of the pieces have been engineered to provide an easily integrated speech I/O solution.

Speech I/O is a new technology area. Intel has developed a family of products and services, that will fit your development sequence needs for a new technology with minimal risk and ease of use. A very likely evaluation and development sequence you may follow is illustrated in Figure 4 and Figure 5 along with Intel's products and services that are offered to meet those needs. Having products and services that can satisfy the illustrated sequence is very important in reducing the risk, engineering cost, and lowering incremental investments necessary as product requirements change.




Figure 3. Functional Blocks of the Intel Speech Transaction Family.




Figure 4. Application Definition Phases




Figure 5. Application Implementation Phases

The sequence starts with a workshop to learn about the Speech Technology and to develop a necessary knowledge base to evaluate potential applications. The next stage, an evaluation-oriented Speech Transaction Development System (iSBC® 570 and iSWS 090 Speech I/O Engineering Workstation), provides technology evaluation and demonstrations without engineering investment. Using the experience from the two previous stages, plus field and factory application support, the design phase can now proceed. Once the application framework has been established, application simulation can be performed using the Speech Transaction Development System.


Upon successful completion of simulation, the speech transaction software development can be easily completed on the same Speech Transaction Development System. The initial speech I/O products can then be shipped using the Speech Transaction Board (iSBC® 576). When higher volume justifies increasing the value added, the chip set, iSBC® 577, can be used. Throughout the process, whether it is system, board, or chip set, the same software is utilized. Very little is lost as your product needs change. The level of investment required tracks the stage of product development. Your risk and exposure is kept to a minimum.



## iSBC® 570 SPEECH TRANSACTION DEVELOPMENT SET

- **Complete Development Support Set for the Intel Speech Product Family. Includes:**
  - Speech Transaction Generator
  - iSBC® 576 Speech Transaction Board
  - iSBC® 575 Operator Control Unit
  - Microphone
  - Demo program
  - Speech Transaction Design Manual
- **Speech Transaction Generator provides:**
  - Interactive design environment
  - A speech transaction structure embodying good human factors engineering
  - Automatic error checking of transaction design
  - Symbolic labeling for easy system designer reference
  - Speech Transaction File data base manager facilitates Speech Transaction File changes
- **iSWS 090 Speech I/O Engineering Workstation based**

The Speech Transaction Development Set, iSBC® 570, provides an easy-to-use package for speech transaction evaluation, design simulation and application development. Along with Intel's Speech Design Workshop, the Speech Transaction Development Set becomes the starter kit that will move you into the forefront of speech I/O systems. Using the demo program supplied, you are quickly introduced to the important attributes of speech. Using the iSWS 090 Speech I/O Engineering Workstation and writing/modifying software based on examples provided, you can quickly simulate your application without hardware development. And finally, with the Speech Transaction Generator, your speech transaction structure, definition, transaction file coding and management become a well-defined automated task.



## FUNCTIONAL DESCRIPTION

The iSBC® 570 Speech Transaction Development Set has been designed to meet your speech I/O needs as your level of involvement with speech I/O system grows. The Speech Transaction Development Set serves three very important functions. The three functions are: 1) Technology Evaluation and Demonstration, 2) Application Simulation of Speech I/O, and 3) Design and Development of Speech Transaction Software. These three functions are discussed below.

**Technology Evaluation and Demonstration** — A complete demo package is provided for you to demonstrate the capabilities of speech I/O. This package allows you to evaluate the speech technology without investing engineering design and development time. It is easy to use. Major attributes of a speech I/O system are highlighted and fully documented. The host system for the demonstration is the iSWS 090 Speech I/O Engineering Workstation.

**Application Simulation of Speech I/O** — The Speech Transaction Development Set provides the necessary tools and program examples for you to easily simulate your speech I/O system using the iSWS 090 Speech I/O Engineering Workstation as the host. With the iSBC® 570 and the iSWS 090 Speech I/O Engineering Workstation, you can now design a speech I/O system for your application and see how it performs. Your speech transaction structure can be developed and checked out without doing hardware and software integration with the rest of your system.

**Design and Development of Speech Transactions** — The Speech Transaction Generator which is provided as part of the Speech Transaction Development Set facilitates the design and development of speech transactions. The Speech Transaction Generator is an interactive software development tool that generates the Speech Transaction File (STF) that configures your speech I/O system. The Speech Transaction Generator checks for inconsistencies or incomplete transactions. The generated code is guaranteed to be fully compatible with the Speech Transaction Board. The Speech Transaction Generator will not only shorten your development time, but will also facilitate a well human-engineered speech I/O interface.

## OPERATIONAL DESCRIPTION

The Speech Transaction Generator is implemented in two parts. The first part is the processing element

of the STG and resides on EPROM in an STB environment. The second part is the data base manager for the STG and resides as an executable file under ISIS. The STG allows a system designer (with appropriate knowledge of transaction, fields, vocabulary and synthesis) to specify a STF easily. The STG maintains a set of files on the iSWS 090 Speech I/O Engineering Workstation as the data base. In this manner, the STG is the customization tool used by the speech system designers to prepare application-unique speech transactions that will execute on the STB under the supervision of the Speech Transaction Manager (STM). The STG also allows the system designer to dump portions of this data base in an ASCII-text format to a file. This ASCII-text file is useful for transporting data base entries between the STG implemented on other than an ISIS environment.

The things that a system designer can manipulate with the STG are termed "objects." Objects can be categorized into structures and non-structures. Structures are generally a string of characters or a list of tags. Objects are classified as follows:

### STRUCTURES

1. Transaction
2. Fields
3. Vocabulary
4. Synthesis

### NON-STRUCTURES

1. Group (list of vocabulary tags)
2. Strings (list of ASCII or non-ASCII characters)

## Brief Description of Commands

### UTILITY COMMANDS

HELP—Provides information about the objects

EXIT—Close data base and exit STG

PREfix—Specify prefix character for DEFine or MODIFY commands

### EDIT COMMANDS

#### DEFine

##### DEFINE TRANSACTION:

1. Vocabulary tag to enable this transaction?
2. Training group?
3. Starting field?
4. Host buffer strategy?
5. Verification actions?
6. Special reject actions?
7. Special illegal function action?

**DEFINE FIELD:**

1. Prompt?
2. Help message?
3. Prefix for host message?
4. Suffix for host message?
5. Special functions enable?
6. Valid sources?
7. Multiple utterance path?  
If yes,
  - a) Vocabulary words?
  - b) Next field?
  - c) Maximum number of utterances?
  - d) Fixed or variable?
8. Vocabulary words?
9. Next field?

**DEFINE VOCABULARY:**

1. Name?
2. Visual verify?
3. Audio verify?
4. Host message?
5. Visual train?
6. Audio train?
7. Special functions?

**DEFINE SYNTHESIS:**

1. Function?
2. Duration?
3. Delay?

**DELeTe**

Removes objects from the data base.

**MODIfy**

Modifies objects already entered into the data base with the DEFine command.

---

**SPECIFICATIONS****Operating Environment**

iSWS 090 Speech I/O Engineering Workstation (Model 800, Series II, and Series III with 64K byte of RAM).

**SUPPLIED EQUIPMENT**

iSBC® 576—Speech Transaction Board with Speech Transaction Manager Firmware.

**VALIDATION AND GENERATION COMMANDS****VALidate**

Sequences through each of the transactions specified and validates them for completeness and proper definition.

**GENerate**

Takes the result of a successful validate command and produces a memory image of the STF. The STF can now be executed.

**INTERROGATION COMMANDS****DISplays**

Displays the contents of the objects

**LISTs**

Lists the directory of the objects

**FILE INTERFACE COMMANDS****DUMp**

Passes results of current validation and outputs it to the host in a .DMP file.

**USE**

Takes command input from the specified file.

- Speech Transaction Generator software and firmware.
- Speech I/O Demo Software.
- iSBC® 575 Operator Control Unit.
- Shure SM-10A Microphone.
- Speech Transaction Design Manual.

**OPTIONAL EQUIPMENT**

- iSBX®-351—RS232 Multimodule
  - iSBC®-342—EPROM expansion module
  - SBX synthesizers
- 

**ORDERING INFORMATION****Part Number Description**

iSBC® 570 Speech Transaction Development Set






## iSBC<sup>®</sup> 576 SPEECH TRANSACTION BOARD

- Up to 200 recognition words or phrases
- Automatic ASR and ESS handling
- On-board Speech Transaction Manager
- 8086, 16-bit CPU
- On-board diagnostic
- Multibus or serial host interface
- iSBX<sup>®</sup> interface
- Built-in buffer editing functions

The iSBC<sup>®</sup> 576 Speech Transaction Board is the heart of a speech I/O system. Beside providing Automatic Speech Recognition (ASR) capabilities, a ROM-resident Speech Transaction Manager (STM) is included on the board. This provides a flexible operating structure for the system designer with a fully buffered speech-generated input-transaction handling capability. Flexibility has been designed into the STM to allow integration into existing applications without a major rewrite/redesign of host application software and hardware. The Speech Transaction Manager accommodates a Speech Transaction File which configures the iSBC<sup>®</sup> 576 Speech Transaction Board for each application. Also included on the board are three selectable audio feedback tones, visual feedback/control via a CRT terminal or printer, and an optional Electronic Speech Synthesis (ESS) capability.



**FUNCTIONAL DESCRIPTION**

Figure 6 shows the functional structure of the Speech Transaction Board.

**Input Signal Conditioning**—Microphone input signal is amplified and low-pass filtered. The conditioned signal is then digitized and passed through 16 band-pass digital filters implemented by 2920/21 analog signal processors. The 2920/21s are synchronized and are operating in parallel. The bandpass filter information is then assembled by an 8048 microcomputer for algorithm processing by an 8086 processor. System-to-system portability is guaranteed by the usage of digital signal processing techniques.

**ASR**—Automatic Speech Recognition is accomplished by the 8086 processor in conjunction with two 2920/21 digital signal processors and an 8048 microcomputer. ASR handling is done completely under the control of the Speech Transaction Manager. This task is transparent to the system designers. Automatic statistics are also provided to track system performance.

**Tone Generator**—3 audio tones are available for use as a prompt. The tones are generated within a 2920 analog signal processor. The tone generator also generates test patterns for use by the diagnostic section.

**Diagnostic**—Under the control of the Speech Transaction Manager, a diagnostic check of the speech

recognition hardware and software can be performed. System integrity is automatically determined to insure repeatable performance.

**Output Signal Conditioning**—Output amplifiers are provided to drive a speaker for the audio tones. Volume can be varied by a potentiometer.

**Terminal Driver**—Under the control of the Speech Transaction Manager, a CRT terminal/keyboard can be connected directly to the Speech Transaction Board. The terminal can be used for visual feedback as well as data entry/control. The interface is RS232 compatible.

**Operator Control**—Two LED lights to indicate recognition status and an operator attention button are provided. These functions are programmable under the control of the Speech Transaction Manager.

**Operator Reference Patterns**—Speech patterns for recognition are normally contained in RAM. The patterns are downloaded from the host processor under the control of the Speech Transaction Manager. The operator reference patterns are also generated under the control of the Speech Transaction Manager.

**Speech Transaction Manager**—The Speech Transaction Manager is the heart of the Speech Transaction Board. The Speech Transaction Manager controls all of the functions within the board. This firmware is




Figure 6. Functional Structure of the Speech Transaction Board

contained in 27128 EPROMs and is RMX®-88 (Real-Time Multi-Tasking Executive) based. Processing is provided by the 8086 processor.

**Speech Transaction File**—The Speech Transaction File determines the configuration of the board for each application. The Speech Transaction Manager executes this file which is normally downloaded from the host and stored in RAM. The file can also be stored in ROM/EPROM on the Speech Transaction Board itself. These files are generated by the Speech Transaction Generator.

**Multibus® Interface**—A slave multibus® interface is implemented. On the multibus the Speech Transaction Board looks like a data port.

**iSBX® Interface**—One SBX® interface has been implemented. This interface is controlled by the Speech Transaction Manager. Interface with a non-Multibus® host can be implemented via this channel.

## OPERATIONAL DESCRIPTION

The operation of the Speech Transaction Board is determined by the Speech Transaction Manager. The Speech Transaction Manager has several specific modes of operation as described below.

**Speech Transaction Processing Mode**—This mode enables the operator to enter by speech, or keyboard, a transaction message to a multibus or serial host.

**File Mode**—This mode supports file loading from the host through the multibus or serial interface. Loading and saving of operator reference patterns are also handled here.

**Diagnostic Mode**—This mode tests the hardware. The diagnostics will test the 2920/8048 interface and the 8048/8086 interface.

**Terminal Mode**—This mode provides for direct communication between the host and the Speech Transaction Board terminal. All response from the operator (through the terminal) is passed directly to the host. ALL host messages are passed directly to the terminal.

**Parameter Mode**—This mode lets the user define a limited set of configuration information and to set various other system parameters.

**Evaluation Mode**—This mode lets the user evaluate the recognition performance of an STF vocabulary or a vocabulary entered from the STB terminal. Use of this mode will facilitate evaluation of training strategies, vocabulary choices and parameter settings. In this mode statistics and automatic scoring of results are all standard features.

## LIST OF COMMANDS

### Monitor Mode Commands

STP—enter speech transaction processing mode

FIL—enter file mode

DIA—enter diagnostic mode

TER—enter terminal mode

PAR—enter parameter mode

MON—enter monitor mode


EVA—enter evaluation mode

HELP—list help commands

EXIT—exit current mode

INI—initialize statistics

RES—restores system status



**Speech Transaction Processing Mode Function**

**Buffer Editing Functions**

Forward	Erase Field
Backup	Continue
Correction	Beginning
Replace	Cancel
Forward Field	Finish
Backup Field	

**Utility Functions**

Help—operator assistance at each field  
 Display—current transaction buffer  
 Next—go to next field  
 Detach—put terminal in "Terminal Mode"  
 Attach—get terminal out of "Terminal Mode"  
 Exit—exit STP mode  
 Up—raise rejection threshold  
 Down—lower rejection threshold  
 Relax—put system in not-ready state  
 Ready—first of two utterances to exit not-ready state  
 Attention—second of two utterances to exit not-ready state  
 Enable Transaction "N"—initiate transaction  
 Macro—performs a series of commands automatically in any mode

**Operator Speech Pattern Maintenance Functions**

Test Group	Train
Test All	Train Group
Retrain	Train All
Retrain Group	Update
Retrain All	Update Group
Delete	Update All
Delete All	Test

**File Mode Commands**

LST—load Speech Transaction File  
 SST—save speech transaction file  
 LRP—load operator speech patterns  
 SRP—save operator speech patterns  
 CRP—clear operator speech pattern RAM area  
 HELp—list help commands  
 CST—clear speech transaction

EXIt—exit current mode  
 LDI—load dictionary  
 SDI—save dictionary

**Diagnostic Commands**

FET—front end test  
 EXIt—exit mode  
 HELp—list help commands

**Parameter Mode Commands**

BLO—block size of transfer  
 CHS—communication header  
 CON—display all configuration parameters  
 DIS—discrimination level  
 DRE—small delta rejection  
 EST—display extended statistics  
 HOS—specifies host and characteristics  
 HTE—host terminator string  
 HTO—host time-out  
 INS—initialize statistics  
 MTP—minimum training passes  
 RPT—operator reference pattern names  
 SHC—serial host baud rate  
 STA—displays statistics  
 STF—STF name  
 STR—ROM STF name  
 TST—STB terminal status  
 WRD—word gap and word length  
 FEG—front-end gain  
 HELp—list help commands  
 EXIt—exit current mode

**Evaluation Mode Commands**

DEF—define  
 MVO—modify vocabulary  
 RVO—remove vocabulary  
 RRP—remove reference pattern  
 RET—retrain  
 LIS—list vocabulary  
 TRAI—train  
 UPDate—update  
 TEST—test  
 RECOgnition—recognition  
 STA—statistics  
 COR—cross correlation  
 INS—initialize statistics  
 HELp—list help commands  
 EXIt—exit current mode

## SPECIFICATIONS

### Operating Environment

Host Processor—any ISBC® Multibus® computer  
 —any RS232 serial host interface  
 Audio Input—475Ω input impedance  
 —50 m.v. p-p max.  
 —differential or single-ended

### Equipment Supplied

iSBC® 576 Speech Transaction Board with Speech  
 Transaction Manager Firmware

### Optional Equipment

iSBX®-351	RS232 Multimodule
iSBX®-342	EPROM expansion SBX synthesizer
iSBC®-575	Operator Control Unit

### Performance Specifications

Recognition vocabulary—200 words or phrases  
 Utterance duration—user selectable > 100 msec.,  
 minimum  
 —user selectable < 2 sec.  
 maximum  
 Rejection Threshold—user selectable  
 Word gap—user selectable > 50 msec., minimum  
 —user selectable < 250 msec.,  
 maximum  
 Recognition Accuracy (50 state names)—99+%  
 Response Time (for vocabulary up to 200 words  
 with maximum node length 50  
 words) — < 500 msec.

### Physical Characteristics

Width—6.75 in. (17.15 cm)  
 Height—0.5 in. (1.27 cm)  
 Length—12.0 in. (30.48 cm)  
 Shipping weight—TBD  
 Mounting—occupies one slot of iSBC® system  
 chassis in cardcage/backplane. With  
 iSBX® Multimodule™ board mounted,  
 vertical height increases to 1.13 in.  
 (2.87 cm)

### Electrical Characteristics

Power Requirements  
 +5V DC @ 3 A  
 +10V DC @ TBD \*Multimodule™  
 -12V DC @ 0.02 A \*Multimodule™  
 +12V DC @ 0.5 A

### Environmental Characteristics

Temperature—0 to 55°C (operating); -55°C to 85°C  
 (non-operating)  
 Humidity—up to 90% relative humidity without  
 condensation (operating); all conditions  
 without condensation or frost (non-  
 operating)

### Reference Manual

Speech Transaction Design Manual (supplied)

## ORDERING INFORMATION

### Part Number Description


iSBC® 576	Speech Transaction Board
-----------	--------------------------



## iSBC<sup>®</sup> 577 SPEECH TRANSACTION RECOGNITION CHIP SET

- High-volume solution for speech I/O
- Fully compatible with iSBC 570, 576-generated software

The iSBC<sup>®</sup> 577 Speech Recognition Chip Set is a solution for your high-volume/maximum value-added speech I/O solution. The Chip Set contains the Intel-developed proprietary components from the iSBC<sup>®</sup> 576 Speech Transaction Board. With these components you can build the equivalent of the Speech Transaction Board into your own system. The Chip Set contains the digital front-end processors, a preprogrammed 8048 interface processor, the Speech Transaction Manager Firmware on 27128 EPROMs, and the 8086 microprocessor.



### SPECIFICATIONS

#### Performance

—Refer to iSBC<sup>®</sup> 570 and iSBC<sup>®</sup> 576 performances.

### Equipment Supplied

- 2—Preprogrammed 2920/21s (Digital Front-end Processor)
- 4—Preprogrammed 27128 (Speech Transaction Manager)
- 1—Preprogrammed 8048 (Interface Processor)
- 1—8086

### ORDERING INFORMATION

#### Part Number Description

iSBC<sup>®</sup> 577      Speech Transaction Recognition  
Chip Set









## 2910A PCM CODEC — $\mu$ LAW 8-BIT COMPANDED A/D AND D/A CONVERTER

- Per Channel, Single Chip Codec
- CCITT G711 and G712 Compatible, ATT T1 Compatible with 8th Bit Signaling
- Microcomputer Interface with On-Chip Timeslot Computation
- Simple Direct Mode Interface When Fixed Timeslots are Used
- 78 dB Dynamic Range, with Resolution Equivalent to 12-Bit Linear Conversion Around Zero
- $\pm 5\%$  Power Supplies: +12V, +5V, -5V
- Precision On-Chip Voltage Reference
- Low Power Consumption 230 mW Typ. Standby Power 33 mW Typ.
- Fabricated with Reliable N-Channel MOS Process

The Intel 2910A is a fully integrated PCM (Pulse Code Modulation) Codec (Coder-Decoder), fabricated with N-channel silicon gate technology. The high density of integration allows the sample and hold circuits, the digital-to-analog converter, the comparator and the successive approximation register to be integrated on the same chip, along with the logic necessary to interface a full duplex PCM link and provide in-band signaling.


The primary applications are in telephone systems:

- Transmission — T1 Carrier
- Switching — Digital PBX's and Central Office Switching Systems
- Concentration — Subscriber Carrier/Concentrators

The wide dynamic range of the 2910A (78 dB) and the minimal conversion time (80  $\mu$ sec minimum) make it an ideal product for other applications, like:

- Data Acquisition
- Secure Communications Systems
- Telemetry
- Signal Processing Systems


### PIN CONFIGURATION



#### PIN NAMES

CAP 1 <sub>x</sub> , CAP 2 <sub>x</sub>	Holding Capacitor
VF <sub>x</sub>	Analog Input
VF <sub>R</sub>	Analog Output
D <sub>R</sub> , D <sub>C</sub> , SIG <sub>x</sub>	Digital Input
SIG <sub>R</sub> , D <sub>x</sub> , TS <sub>x</sub>	Digital Output
CLK <sub>C</sub> , CLK <sub>x</sub> , CLK <sub>R</sub>	Clock Input
FS <sub>x</sub> , FS <sub>R</sub>	Frame Sync Input
AUTO	Auto Zero Output
V <sub>BB</sub>	Power (-5V)
V <sub>CC</sub>	Power (+5V)
V <sub>DD</sub>	Power (+12V)
PDN	Power Down
GRDA	Analog Ground
GRDD	Digital Ground
NC	No Connect

### BLOCK DIAGRAM



**PIN DESCRIPTION**

Pin No.	Symbol	Function	Description
1	CAP1 <sub>X</sub>	Hold	Connections for the transmit holding capacitor. Refer to Applications section.
2	CAP2 <sub>X</sub>		
3	VF <sub>X</sub>	Input	Analog input to be encoded into a PCM word. The signal on this lead is sampled at the same rate as the transmit frame synchronization pulse FS <sub>X</sub> , and the sample value is held in the external capacitor connected to the CAP1 <sub>X</sub> and CAP2 <sub>X</sub> leads until the encoding process is completed.
4	AUTO	Output	Most significant bit of the encoded PCM word (+5V for negative, -5V for positive inputs). Refer to the Codec Applications section.
5	GRDA	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
6	SIG <sub>R</sub>	Output	Signaling output. SIG <sub>R</sub> is updated with the 8th bit of the receive PCM word on signaling frames, and is latched between two signaling frames. TTL interface.
7	V <sub>DD</sub>	Power	+12V ± 5%; referenced to GRDA.
8	D <sub>R</sub>	Input	Receive PCM highway (serial bus) interface. The Codec serially receives a PCM word (8 bits) through this lead at the proper time defined by FS <sub>R</sub> , CLK <sub>R</sub> , D <sub>C</sub> , and CLK <sub>C</sub> .
9	PDN	Output	Active high when Codec is in the power down state. Open drain output.
10	VF <sub>R</sub>	Output	Analog output. The voltage present on VF <sub>R</sub> is the decoded value of the PCM word received on lead D <sub>R</sub> . This value is held constant between two conversions.
11	NC	No Connects	Recommended practice is to strap these NC's to GRDA.
12	NC		
13	GRDD	Ground	Ground return common to the logic power supply, V <sub>CC</sub> .
14	D <sub>X</sub>	Output	Output of the transmit side onto the send PCM highway (serial bus). The 8-bit PCM word is serially sent out on this pin at the proper time defined by FS <sub>X</sub> , CLK <sub>X</sub> , D <sub>C</sub> , and CLK <sub>C</sub> . TTL three-state output.

Pin No.	Symbol	Function	Description
15	TS <sub>X</sub>	Output	Normally high, this signal goes low while the Codec is transmitting an 8-bit PCM word on the D <sub>X</sub> lead. (Timeslot information used for diagnostic purposes and also to gate the data on the D <sub>X</sub> lead.) Open drain output.
16	V <sub>CC</sub>	Power	+5V ± 5%, referenced to GRDD.
17	CLK <sub>R</sub>	Input	Master receive clock defining the bit rate on the receive PCM highway. Typically 1.544 Mbps for a T1 carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.
18	FS <sub>R</sub>	Input	Frame synchronization pulse for the receive PCM highway. Resets the on-chip timeslot counter for the receive side. Maximum repetition rate 12 KHz. Also used to differentiate between non-signaling frames and signaling frames on the receive side. TTL interface.
19	CLK <sub>X</sub>	Input	Master transmit clock defining the bit rate on the transmit PCM highway. Typically 1.544 Mbps for a T1 carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.
20	FS <sub>X</sub>	Input	Frame synchronization pulse for the transmit PCM highway. Resets the on-chip timeslot counter for the transmit side. Maximum repetition rate 12 KHz. Also used to differentiate between non-signaling frames and signaling frames on the transmit side. TTL interface.
21	SIG <sub>X</sub>	Input	Signaling input. This digital input is transmitted as the 8th bit of the PCM word on the D <sub>X</sub> lead, on signaling frames. TTL interface.
22	V <sub>BB</sub>	Power	-5V ± 5%, referenced to GRDA.
23	D <sub>C</sub>	Input	Data input to program the Codec for the chosen mode of operation. Becomes an active low chip select when CLK <sub>C</sub> is tied to V <sub>CC</sub> . TTL interface.
24	CLK <sub>C</sub>	Input	Clock input to clock in the data on the D <sub>C</sub> lead when the timeslot assignment feature is used; tied to V <sub>CC</sub> to disable this feature. TTL interface.

## FUNCTIONAL DESCRIPTION

The 2910A PCM Codec provides the analog-to-digital and the digital-to-analog conversions necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system.


In a typical telephone system the Codec is used between the PCM highways and the channel filters.

The Codec provides two major functions:

- Encoding and decoding of analog signals (voice and call progress tones)
- Encoding and decoding of the signaling and supervision information

On a non-signaling frame, the Codec encodes the incoming analog signal at the frame rate ( $FS_X$ ) into an 8-bit PCM word which is sent out on the  $D_X$  lead at the proper time. Similarly, the Codec fetches an 8-bit PCM word from the receive highway ( $D_R$  lead) and decodes an analog value which will remain constant on lead  $VF_R$  until the next receive frame. Transmit and receive frames are independent. They can be asynchronous (transmission) or synchronous (switching) with each other.

For channel associated signaling, the Codec transmit side will encode the incoming analog signal as previously described and substitute the signal present on lead  $SIG_X$  for the least significant bit of the encoded PCM word. Similarly, on a receive signaling frame, the Codec will decode the 7 most significant bits according to the CCITT G733 recommendation and will output the least significant bit value on the  $SIG_R$  lead until the next signaling frame. Signaling frames on the send and receive sides are independent of each other, and are selected by a double-width frame sync pulse on the appropriate channel.



The 2910A Codec is intended to be used on line and trunk terminations. The call progress tones (dial tone, busy tone, ring-back tone, re-order tone), and the pre-recorded announcements, can be sent through the voice-path; digital signaling (off hook and disconnect supervision, rotary dial pulses, ring control) is sent through the signaling path.


Circuitry is provided within the Codec to internally define the transmit and receive timeslots. In small systems this may eliminate the need for any external timeslot exchange; in large systems it provides one level of concentration. This feature can be bypassed and discrete timeslots sent to each Codec within a system.

In the power-down mode, most functions of the Codec are directly disabled to reduce power dissipation to a minimum.

## CODEC OPERATION

### Codec Control

The operation of the 2910A is defined by serially loading an 8-bit word through the  $D_C$  lead (data) and the  $CLK_C$  lead (clock). The loading is asynchronous with the other operations of the Codec, and takes place whenever transitions occur on the  $CLK_C$  lead. The  $D_C$  input is loaded in during the trailing edge of the  $CLK_C$  input.



The control word contains two fields:

Bit 1 and Bit 2 define whether the subsequent 6 bits apply to both the transmit and receive side (00), the transmit side only (01), the receive side only (10), or whether the Codec should go into the standby, power-down mode (11). In the last case (11), the following 6 bits are irrelevant.

The last 6 bits of the control word define the timeslot assignment, from 000000 (timeslot 1) to 111111 (timeslot 64). Bit 3 is the most significant bit and bit 8 the least significant bit and last into the Codec.

Bit 1	Bit 2	Mode
0	0	X & R
0	1	X
1	0	R
1	1	Standby

Bit						Timeslot
3	4	5	6	7	8	
0	0	0	0	0	0	1
0	0	0	0	0	1	2
.	.	.	.	.	.	.
.	.	.	.	.	.	.
.	.	.	.	.	.	.
1	1	1	1	1	1	64

The Codec will retain the control word (or words) until a new word is loaded in or until power is lost. This feature permits dynamic allocation of timeslots for switching applications.

**Microcomputer Control Mode**


In the microcomputer mode, each Codec performs its own timeslot computation independently for the transmit and receive channels by counting clock pulses (CLK<sub>X</sub> and CLK<sub>R</sub>). All Codecs tied to the same data bus receive identical framing pulses (FS<sub>X</sub> and FS<sub>R</sub>). The framing pulses reset the on-chip timeslot counters every frame; hence the timeslot counters of all devices are synchronized. Each Codec is programmed via CLK<sub>C</sub> and D<sub>C</sub> for the desired transmit and receive timeslots according to the description in the Codec Control Section. All Codecs tied to the same D<sub>R</sub> bus will, in general, have different receive timeslots, although that is not a device requirement. There may be separate busses for transmit and receive or all Codecs may transmit and receive over the same bus, in which case the transmit and receive channels must be synchronous (CLK<sub>X</sub> = CLK<sub>R</sub>). There are no other restrictions on timeslot assignments; a device may have the same transmit and receive timeslot even if a single bus is used.

There are several requirements for using the CLK<sub>C</sub>-D<sub>C</sub> interface in the microcomputer mode.


1. A complete timeslot assignment, consisting of eight negative transitions of CLK<sub>C</sub>, must be made in less than one frame period. The assignment can overlap a framing pulse so long as all 8 control bits are clocked in within a total span of 125 μsec (for an 8 KHz frame rate). CLK<sub>C</sub> must be left at a TTL low level when not assigning a timeslot.
2. A dead period of two frames must always be observed between successive timeslot assignments. The two frame delay is measured from the rising edge of the first CLK<sub>C</sub> transition of the previous timeslot assigned.
3. When the device is in the power-down state (Standby), the following three-step sequence must be followed to power-up the codec to avoid contention on the transmit PCM highway.
  - a. Assign a dummy transmit timeslot. The dummy should be at least two timeslots greater than the maximum valid system timeslot (usually 24 or 32). For example, in a 24 timeslot system, the dummy could be any timeslot between 26 and 64. This will power-up the transmit side, but prevent any spurious D<sub>x</sub> or TS<sub>x</sub> outputs.
  - b. Two frames later, assign the desired transmit timeslot.
  - c. Two frames later assign the desired receive timeslot.
4. Initialization sequence: The device contains an on-chip power-on clear function which guarantees that with proper sequencing of the supplies (V<sub>CC</sub> or V<sub>DD</sub> on last), the device will initialize with no timeslot assigned to either the transmit or receive channel. After a supply failure or whenever the supplies are applied, it is recommended that either power down assignment be made first, or the first timeslot assignment be a transmit timeslot or a transmit/receive timeslot. The consequence of making a receive timeslot assignment first, after supply application, is that the transmit channel will assume timeslot 1, potentially producing bus contention.
5. Transmit only/receive only operation is permitted provided that a power down assignment is made first. Otherwise, special circuits which use only one channel should be physically disconnected from the unused bus; this allows a timeslot to be made to an unused channel without consequence.
6. Both frame synchronizing pulses (FS<sub>X</sub>, FS<sub>R</sub>) must be active at all times after power on clear (after power supplies are turned on). This requirement must be met during powerdown and receive only or transmit only operation, as well as during normal transmit and receive operation.

**Example of Microcomputer Control Mode:**

The two words 01000001 and 10000010 have been loaded into the Codec. The transmit side is now programmed for timeslot 2 and the receive side for timeslot 3. The Codec will output a PCM word on the transmit PCM highway (bus) during the timeslot 2 of the transmit frame, and will fetch a PCM word from the receive PCM highway during timeslot 3.



In this example the Codec interface to the PCM highway then functions as shown below. (FS<sub>X</sub> and FS<sub>R</sub> may be asynchronous.)



**Direct Control Mode**

The direct mode of operation will be selected when the  $CLK_C$  pin is strapped to the +5 volt supply ( $V_{CC}$ ). In this mode, the  $D_C$  pin is an active low chip select. In other words, when  $D_C$  is low, the device transmits and receives in the timeslots which follow the appropriate framing pulses. With  $D_C$  high the device is in the power down state. Even though  $CLK_C$  characteristics are simpler for the 2910A it will operate properly when plugged into a 2910 board.

Deactivation of a channel by removal of the appropriate fram-

ing pulse ( $FS_X$  or  $FS_R$ ) is not permitted. Specifically, framing pulses must be applied for a minimum of two frames after a change in state of  $D_C$  in order for the  $D_C$  change to be internally sensed. In particular, when entering standby in the direct mode, framing pulses must be applied as usual for two frames after  $D_C$  is brought high.

The Codec will enter the direct mode within three frame times ( $375\mu\text{sec}$ ) as measured from the time the device power supplies settle to within the specified limits. This assumes that  $CLK_C$  is tied to  $V_{CC}$  and that all clocks are available at the time the supplies have settled.

**General Control Requirements**


All bit and frame clocks should be applied whenever the device is active. In particular, an unused channel cannot be deactivated by removal of its associated frame or bit clock while the other channel of the same device remains active.

A single channel cannot be deactivated except by physical disconnection of the data lead ( $D_X$  or  $D_R$ ) from the system data bus. A device (both transmit and receive channels) may be deactivated in either control mode by powering down the device. Both channels are always powered down together.

**Encoding**

The VF signal to be encoded is input on the  $VF_X$  lead. An internal switch samples the signal and the hold function is performed by the external capacitor connected to the  $CAP1_X$  and  $CAP2_X$  leads. The sampling and conversion

is synchronized with the transmit timeslot. The PCM word is then output on the  $D_X$  lead at the proper timeslot occurrence of the following frame. The A/D converter saturates at approximately  $\pm 2.2$  volts RMS ( $\pm 3.1$  volts peak).



**Decoding**

The PCM word is fetched by the  $D_R$  lead from the PCM highway at the proper timeslot occurrence. The decoded value is held on an internal sample and hold capacitor.

The buffered non-return to zero output signal on the  $VF_R$  lead has a dynamic range of approximately  $\pm 2.2$  volts RMS ( $\pm 3.1$  volts peak).


**Signaling**

The duration of the  $FS_X$  and  $FS_R$  pulses defines whether a frame is an information frame or a signaling frame:

- A frame synchronization pulse which is a full clock period in duration ( $CLK_X$  period for  $FS_X$ ,  $CLK_R$  period for  $FS_R$ ) designates a non-signaling frame.


- A frame synchronization pulse which is two full clock periods in duration (two  $CLK_X$  periods for  $FS_X$ , two  $CLK_R$  periods for  $FS_R$ ) designates a signaling frame.

On the encoding side, when the  $FS_X$  pulse is widened, the 8th bit of the PCM word will be replaced by the value on the  $SIG_X$  input at the time when the 8th bit is output on the  $D_X$  lead.



On the decoding side, when the  $FS_R$  pulse is widened, the 8th bit of the PCM word is detected and transmitted on the  $SIG_R$  lead. That output is latched until the next receiving signaling frame.

The remaining 7 bits are decoded according to the value given in the CCITT G733 recommendation. The  $SIG_R$  lead is reset to a TTL low level whenever the Codec is in the power-down state.



### T1 Framing

The Codec will accept the standard D3/D4 framing format of 193 clock pulses per frame (equivalent to

$CLK_X$ ,  $CLK_R$  of 1.544 Mb/sec). However, the 193rd bit may be blanked (equivalent to  $CLK_X$ ,  $CLK_R$  of 1.536 Mb/sec) if desired.

### Standby Mode — Power Down

To minimize power consumption and heat dissipation a standby mode is provided where all Codec functions are disabled except for  $D_C$  and  $CLK_C$  leads. These allow the Codec to be reactivated. In the microcomputer mode the Codec is placed into standby by loading a control word ( $D_C$ ) with a "1" in bits 1 and 2 locations. In the direct mode when  $D_C$  is brought high, the all "1's" control word is internally transferred to the control register,

invoking the standby condition.

While in the standby mode, the  $D_X$  output is actively held in a high impedance state to guarantee that the PCM bus will not be driven. The  $SIG_R$  output is held low to provide a known condition and remains this way upon activation until it is changed by signaling.

The power consumption in the standby mode is typically 33mW.

### Power-On Clear

Whether the device is used in the direct or microcomputer mode, an internal reset (power-on clear) is generated, forcing the device into the power down state, when power is supplied by any of the following methods. (1) Device power supplies are turned on in a system power-up situation where either  $V_{CC}$  or  $V_{DD}$  is applied last. (2) A large supply transient causes either of the two positive supplies to drop to less than approximately 2 volts. (3) A board containing Codecs is plugged into a "hot" system where  $V_{CC}$  or  $V_{DD}$  is the last contact

made. It may be necessary to trim back the edge connector pins or fingers on  $V_{CC}$  or  $V_{DD}$  relative to the other supply to guarantee that the power-on clear will operate properly when a board is plugged into a "hot" system. Furthermore, the Codec will inhibit activity on  $TS_X$  and  $D_X$  during the application of power supplies.

The device is also tolerant of transients in the negative supply ( $V_{BB}$ ) so long as  $V_{BB}$  remains more negative than -3.5 volts.  $V_{BB}$  transients which exceed this level should be detected and followed by a system reinitialization.

### Precision Voltage Reference for the D/A Converter

The voltage reference is generated on the chip and is calibrated during the manufacturing process. The technique uses the difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature stable and bias stable reference voltage.

A gain setting op amp, programmed during manufacturing, "trims" the reference voltage source to the final precision voltage reference value provided to the D/A converter. The precision voltage reference determines the initial gain and dynamic range characteristics described in the A.C. Transmission Specification section.

**μ-Law Conversion**

μ-law represents a particular implementation of a piecewise linear approximation to a logarithmic compression curve which is:

$$F(x) = \text{Sgn}(x) \frac{\ln(1 + \mu|x|)}{\ln(1 + \mu)}, \quad 0 \leq |x| \leq 1$$

where  $x$  = input signal

$\text{Sgn}(x)$  = sign of input signal

$\mu = 255$  (defined by AT&T)


The 2910A  $\mu = 255$  law Codec uses a 15 segment approximation to the logarithmic law. Each segment consists of 16 steps. In adjacent segments the step sizes are in a ratio of two to one. Within each segment the step size is constant except for the first step of the first segment of the encoder, as indicated in the attached table. The output levels are midway between the corresponding decision levels. The output levels  $y_n$  are related to the input levels  $x_n$  by the expression:

$$y_n = \frac{x_n + x_{n+1}}{2} \quad \text{for } 1 \leq n \leq 127$$

$$y_0 = x_0 = 0 \quad \text{for } n = 0$$

These relationships are implicit in the attached table.

CODEC TRANSFER CHARACTERISTIC



During signaling frames, a 7-bit transfer characteristic is implemented in the decoder. This characteristic is derived from the decoder values in the attached table by assuming a value of "1" for the LSB (8th bit) and shifting the decoder transfer characteristic one half-step away from the origin. For example, the maximum decoder output level for signaling frames has normalized value 7903, whereas it has value 8031 in normal (non-signaling) frames.

Theoretical  $\mu$ -Law — Positive Input Values (for Negative Input Values, Invert Bit 1)

1 Segment Number	2 No. of Steps x Step Size	3 Value at Segment End Points	4 Decision Value Number n	5 Decision Value $x_n$	6 PCM Word <sup>1</sup>								7 Normalized Value at Decoder Output $y_n$ <sup>4</sup>	8 Decoder Output Value Number
					MSB Bit Number LSB 1 2 3 4 5 6 7 8									
8	16 x 256	8159 <sup>3</sup>	(128)	(8159)	-----								8031	127
			127	7903	1 0 0 0 0 0 0 0									
7	16 x 128	4063	113	4319	(see Note 2)								4191	112
			112	4063	1 0 0 0 1 1 1 1									
6	16 x 64	2015	97	2143	(see Note 2)								2079	96
			96	2015	1 0 0 1 1 1 1 1									
5	16 x 32	991	81	1055	(see Note 2)								1023	80
			80	991	1 0 1 0 1 1 1 1									
4	16 x 16	479	65	511	(see Note 2)								495	64
			64	479	1 0 1 1 1 1 1 1									
3	16 x 8	223	49	239	(see Note 2)								231	48
			48	223	1 1 0 0 1 1 1 1									
2	16 x 4	95	33	103	(see Note 2)								99	32
			32	95	1 1 0 1 1 1 1 1									
1	15 x 2	31	17	35	(see Note 2)								33	16
			16	31	1 1 1 0 1 1 1 1									
1	1 x 1	31	2	3	(see Note 2)								2	1
			1	1	1 1 1 1 1 1 1 0									
			0	0	1 1 1 1 1 1 1 1								0	0


Notes:

- 8159 normalized value units correspond to the value of the on-chip voltage reference.
- The PCM word corresponding to positive input values between two successive decision values numbered n and n + 1 (see column 4) is (255 - n) expressed as a binary number.
- The PCM word on the highways is the same as the one shown in column 6.
- The voltage output on the VFR lead is equal to the normalized value given in the table, augmented by an offset. The offset value is approximately 15 mV.
- $x_{128}$  is a virtual decision value.



## APPLICATIONS

### Circuit Interface — Without External Auto Zero



### Holding Capacitor


For an 8KHz sampling system the transmit holding capacitor  $CAP_X$  should be  $2000\text{ pF} \pm 20\%$ .

### Auto Zero

The 2910A contains a transparent on-chip auto zero plus a device pin for implementing a sign-bit driven external auto zero feedback loop. The on-chip auto zero reduces the input offset voltage of the encoder ( $V_{F_X}$ ) to less than 3mV. For most telephony applications, this input offset is perfectly acceptable, since it insures the encoder is biased in the lower 25% of the first segment.

Where lower input offset is required the external auto zero loop may be used to bias the encoder exactly at the zero crossing point. The consequence of the external auto zero loop, aside from extra components, is the addition of the dithering auto-zero signal to the input signal, resulting in slightly higher idle channel noise (approximately 2dB) than when the external loop is not used. Consequently, where the application permits, it is recommended that the external auto zero loop not be used. When not used, the AUTO pin should float.

### Circuit Interface — With External Auto Zero



The circuit interface with auto zero drawing shows a possible connection between the  $V_{F_X}$  and AUTO leads with the recommended values of  $C_1 = 0.3\text{ }\mu\text{F}$ ,  $R_1 = 150\text{ K}\Omega$ ,  $R_2 = 330\text{ }\Omega$ , and  $R_3 = 470\text{ K}\Omega$ .

### Filters Interface

The filters may be interfaced as shown in the circuit interface diagrams. Note that the output pulse stream is of the non-return-to-zero type and hence requires the  $(\sin x)/x$  correction provided by the 2912A filter.

### $D_X$ Buffering

For higher drive capability or increased system reliability it may be desirable that the  $D_X$  output of a group of Codecs be buffered from the system PCM bus with an external three-state or open collector buffers. A buffer can be enabled with the appropriate Codec generated  $\overline{TS}_X$  signal or signals.  $\overline{TS}_X$  signal may also be used to activate external zero code suppression logic, since the occurrence of an active state of any  $\overline{TS}_X$  implies the existence of PCM voice bits (as opposed to transparent data bits) on the bus.

### Absolute Maximum Ratings\*

Temperature Under Bias ..... -10°C to +80°C  
 Storage Temperature ..... -65°C to +150°C  
 All Input or Output Voltages with Respect to V<sub>BB</sub> ..... -0.3V to +20V  
 V<sub>CC</sub>, V<sub>DD</sub>, GRDD, and GRDA with Respect to V<sub>BB</sub> ..... -0.3V to +20V  
 Power Dissipation ..... 1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

### D.C. Characteristics

T<sub>A</sub> = 0°C to +70°C, V<sub>DD</sub> = +12V ± 5%, V<sub>CC</sub> = +5V ± 5%, V<sub>BB</sub> = -5V ± 5%, GRDA = 0V, GRDD = 0V, unless otherwise specified.

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ <sup>1</sup>	Max		

#### DIGITAL INTERFACE

I <sub>IL</sub>	Low Level Input Current			10	μA	V <sub>IN</sub> < V <sub>IL</sub>
I <sub>IH</sub>	High Level Input Current			10	μA	V <sub>IN</sub> > V <sub>IH</sub>
V <sub>IL</sub>	Input Low Voltage			0.6	V	
V <sub>IH</sub>	Input High Voltage	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	D <sub>X</sub> , I <sub>OL</sub> = 4.0 mA SIG <sub>R</sub> , I <sub>OL</sub> = 0.5 mA TS <sub>X</sub> , I <sub>OL</sub> = 3.2 mA, open drain PDN, I <sub>OL</sub> = 1.6 mA, open drain
V <sub>OH</sub>	Output High Voltage	2.4			V	D <sub>X</sub> , I <sub>OH</sub> = 15 mA SIG <sub>R</sub> , I <sub>OH</sub> = 0.08 mA

#### ANALOG INTERFACE

Z <sub>AI</sub>	Input Impedance when Sampling, VF <sub>X</sub>	125	300	500	Ω	In series with CAP <sub>X</sub> to GRDA, -3.1V < V <sub>IN</sub> < 3.1V
Z <sub>AO</sub>	Small Signal Output Impedance, VF <sub>R</sub>	100	180	300	Ω	-3.1V < V <sub>OUT</sub> < 3.1V
V <sub>OR</sub>	Output Offset Voltage at VF <sub>R</sub>			±50	mV	all "1s" code sent to D <sub>R</sub>
V <sub>IX</sub>	Input Offset Voltage at VF <sub>X</sub>			±5	mV	VF <sub>X</sub> voltage required to produce all "1s" code at D <sub>X</sub>
V <sub>OL</sub>	Output Low Voltage at AUTO		V <sub>BB</sub>	(V <sub>BB</sub> + 2)	V	400 KΩ to GRDA
V <sub>OH</sub>	Output High Voltage at AUTO	(V <sub>CC</sub> - 2)	V <sub>CC</sub>		V	400 KΩ to GRDA

#### POWER DISSIPATION

I <sub>DDO</sub>	Standby Current		0.7	1.1	mA	Auto Output = Open clock frequency = 2.048 MHz
I <sub>CCO</sub>	Standby Current		4	7.0	mA	
I <sub>BBO</sub>	Standby Current		1	2.5	mA	
I <sub>DDI</sub>	Operating Current		11	16	mA	
I <sub>CCI</sub>	Operating Current		13	21	mA	
I <sub>BBI</sub>	Operating Current		4	6.0	mA	

**Notes:**

1. Typical values are for T<sub>A</sub> = 25°C and nominal power supply values.

**A.C. Characteristics**

T<sub>A</sub>=0°C to +70°C, V<sub>DD</sub>=+12V±5%, V<sub>CC</sub>=+5V±5%, V<sub>BB</sub>=-5V±5%, GRDA=0V, GRDD=0V, unless otherwise specified.

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ <sup>1</sup>	Max		
<b>TRANSMISSION</b>						
S/D	Signal/tone distortion ratio, C-Message weighted Half channel (See Figure 1)	36				V <sub>F<sub>X</sub></sub> = 1.02 KHz, sinusoid
		30				-30 dBm0 ≤ V <sub>F<sub>X</sub></sub> ≤ 0 dBm0
		27				-40 dBm0 ≤ V <sub>F<sub>X</sub></sub> < -30 dBm0 -45 dBm0 ≤ V <sub>F<sub>X</sub></sub> < -40 dBm0
ΔG	Gain tracking deviation Half channel <sup>2</sup> Reference level 0 dBm0		±.25	±.30		V <sub>F<sub>X</sub></sub> = 1.02 KHz, sinusoid
			±.60	±.70		-37 dBm0 ≤ V <sub>F<sub>X</sub></sub> ≤ +3 dBm0
			±1.5	±1.8		-50 dBm0 ≤ V <sub>F<sub>X</sub></sub> < -37 dBm0 -55 dBm0 ≤ V <sub>F<sub>X</sub></sub> < -50 dBm0
ΔG <sub>V</sub>	ΔG Variation with supplies Half channel		±.0002	±.0004		-37 dBm0 ≤ V <sub>F<sub>X</sub></sub> ≤ +3 dBm0
			±.0004	±.0008		-50 dBm0 ≤ V <sub>F<sub>X</sub></sub> < -37 dBm0
ΔG <sub>T</sub>	ΔG Variation with temperature Half channel		±.001	±.002		-37 dBm0 ≤ V <sub>F<sub>X</sub></sub> ≤ +3 dBm0
			±.002	±.005		-50 dBm0 ≤ V <sub>F<sub>X</sub></sub> < -37 dBm0
N <sub>IC1</sub>	Idle channel noise, C-Message weighted		2	7		no signaling <sup>3</sup>
N <sub>IC2</sub>	Idle channel noise, C-Message weighted		10	13		with 6th and 12th frame signaling <sup>3</sup>
N <sub>IC3</sub>	Idle channel noise, C-Message weighted		14	18		with 1KHz sign bit toggle
HD	Harmonic distortion (2nd or 3rd)		-48	-44		V <sub>F<sub>X</sub></sub> = 1.02 KHz, 0 dBm0; measured at decoder output V <sub>F<sub>R</sub></sub>
IMD	Intermodulation distortion 2nd Order 3rd Order					4-tone stimulus in accordance with BSTR PUB 41009




Figure 1. Signal/Total Distortion Ratio (Half-Channel)




Figure 2. Gain Tracking Deviation (ΔG) (Half-Channel)

**A.C. Characteristics** (continued)

 $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm 5\%$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $GRDA = 0\text{V}$ ,  $GRDD = 0\text{V}$ , unless otherwise specified.

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ <sup>1</sup>	Max		
<b>GAIN AND DYNAMIC RANGE</b>						
DmW	Digital Milliwatt Response	5.53	5.63	5.73	dBm	23°C, nominal supplies <sup>4</sup>
DmW <sub>T</sub>	DmW <sub>O</sub> Variation with Temperature		-0.001	-0.002	dB/°C	relative to 23°C <sup>4</sup>
DmW <sub>S</sub>	DmW <sub>O</sub> Variation with Supplies			±0.07	dB	supplies ±5% <sup>4</sup>
A <sub>IR</sub>	Input Dynamic Range	2.17	2.20	2.23	V <sub>RMS</sub>	using D.C. and A.C. tests <sup>5</sup> 23°C, nominal supplies
A <sub>IRT</sub>	Input Dynamic Range with Temperature			-0.5	mV <sub>RMS</sub> /°C	relative to 23°C
A <sub>IRS</sub>	Input Dynamic Range with Supplies			±18	mV <sub>RMS</sub>	supplies ±5%
A <sub>OR</sub>	Output Dynamic Range, VF <sub>R</sub>	2.13	2.16	2.19	V <sub>RMS</sub>	23°C, nominal supplies
A <sub>ORT</sub>	A <sub>OR</sub> Variation with Temperature			-0.5	mV <sub>RMS</sub> /°C	relative to 23°C
A <sub>ORS</sub>	A <sub>OR</sub> Variation with Supplies			±18	mV <sub>RMS</sub>	supplies ±5%

**SUPPLY REJECTION AND CROSSTALK**

PSRR <sub>1</sub>	V <sub>DD</sub> Power Supply Rejection Ratio	45			dB	decoder alone <sup>6</sup>
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection Ratio	35			dB	decoder alone <sup>6</sup>
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection Ratio	50			dB	decoder alone <sup>6</sup>
PSRR <sub>4</sub>	V <sub>DD</sub> Power Supply Rejection Ratio	50			dB	encoder alone <sup>7</sup>
PSRR <sub>5</sub>	V <sub>BB</sub> Power Supply Rejection Ratio	45			dB	encoder alone <sup>7</sup>
PSRR <sub>6</sub>	V <sub>CC</sub> Power Supply Rejection Ratio	50			dB	encoder alone <sup>7</sup>
CT <sub>R</sub>	Crosstalk Isolation, Receive Side	75	80		dB	see Note 8
CT <sub>T</sub>	Crosstalk Isolation, Transmit Side	75	80		dB	see Note 9
CAPX	Input Sample and Hold Capacitor	1600	2000	2400	pF	

**Notes:**

- Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply values.
- Measured in one direction, either decoder or encoder and an ideal device, at 23°C, nominal supplies.
- If the external auto-zero is used N1C1 has a typical value of 8 dBrc0 and N1C2 has a typical value of 13 dBrc0.
- D<sub>R</sub> of Device Under Test (D.U.T.) driven with repetitive digital word sequence specified in CCITT recommendation G.711. Measurement made at VF<sub>R</sub> output.
- With the D.C. method the positive and negative clipping levels are measured and A<sub>IR</sub> is calculated. With the A.C. method a sinusoidal input signal to VF<sub>X</sub> is used where A<sub>IR</sub> is measured directly.
- D.U.T. decoder; impose 200 mV<sub>p,p</sub>, 1.02 KHz on appropriate supply; measurement made at decoder output; decoder in idle channel conditions.
- D.U.T. encoder; impose 200 mV<sub>p,p</sub>, 1.02 KHz on appropriate supply; measurement made at encoder output; encoder in idle channel conditions.
- VF<sub>X</sub> of D.U.T. encoder = 1.02 KHz, 0 dBm0. Decoder under quiet channel conditions; measurement made at decoder output.
- VF<sub>X</sub> = 0 Vrms. Decoder = 1.02 KHz, 0 dBm0. Encoder under quiet channel conditions; measurement made at encoder output.

## A.C. Characteristics — Timing Specification (1)

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm 5\%$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $GRDA = 0\text{V}$ ,  $GRDD = 0\text{V}$ , unless otherwise specified.


Symbol	Parameter	Limits		Units	Comments
		Min	Max		
<b>CLOCK SECTION</b>					
$t_{CY}$	Clock Period	485		ns	$CLK_X$ , $CLK_R$ (2.048 MHz systems), $CLK_C$
$t_r$ , $t_f$	Clock Rise and Fall Time	0	30	ns	$CLK_X$ , $CLK_R$ , $CLK_C$
$t_{CLK}$	Clock Pulse Width	215		ns	$CLK_X$ , $CLK_R$ , $CLK_C$
$t_{CDC}$	Clock Duty Cycle ( $t_{CLK} + t_{CY}$ )	45	55	%	$CLK_X$ , $CLK_R$
<b>TRANSMIT SECTION</b>					
$t_{VFX}$	Analog Input Conversion	20		timeslot	from leading edge of transmit timeslot <sup>2</sup>
$t_{DZX}$	Data Enabled on TS Entry	50	180	ns	$0 < C_{LOAD} < 100\text{pF}$
$t_{DHX}$	Data Hold Time	80	230	ns	$0 < C_{LOAD} < 100\text{pF}$
$t_{HZX}$	Data Float on TS Exit	75	245	ns	$C_{LOAD} = 0$
$t_{SON}$	Timeslot X to Enable	30	220	ns	$0 < C_{LOAD} < 100\text{pF}$
$t_{SOFF}$	Timeslot X to Disable	70	225	ns	$C_{LOAD} = 0$
$t_{SS}$	Signal Setup Time	0		ns	relative to bit 7 falling edge
$t_{SH}$	Signal Hold Time	100		ns	relative to bit 8 falling edge
$t_{FSD}$	Frame Sync Delay	15	150	ns	
<b>RECEIVE AND CONTROL SECTIONS</b>					
$t_{VFR}$	Analog Output Update	9 1/16	9 1/16	timeslot	from leading edge of the channel timeslot
$t_{DSR}$	Receive Data Setup	20		ns	
$t_{DHR}$	Receive Data Hold	60		ns	
$t_{SIGR}$	$SIG_R$ Update		1	$\mu\text{s}$	from trailing edge of the channel timeslot
$t_{FSD}$	Frame Sync Delay	15	150	ns	
$t_{DSC}$	Control Data Setup	115		ns	Microcomputer mode only
$t_{DHC}$	Control Data Hold	115		ns	Microcomputer mode only

### Notes:


- All timing parameters referenced to 1.5V, except  $t_{HZX}$  and  $t_{SOFF}$  which reference to high impedance state.
- The 20 timeslot minimum insures that the complete A/D conversion will take place under any combination of receive interrupt or asynchronous operation of the Codec. If the transmit channel *only* is operated, the A/D conversion can be completed in a minimum of 11 timeslots. Refer to the Codec Control General Requirement section for instructions on setting a channel in an idle condition.

**TIMING WAVEFORMS<sup>[1]</sup>**


**TRANSMIT TIMING**



**RECEIVE TIMING**



**CONTROL TIMING**



Notes: 1. All timing parameters referenced to 1.5V, except  $t_{HZX}$  and  $t_{SOFF}$  which reference a high impedance state.



# 2911A-1

## PCM CODEC — A LAW

### 8-BIT COMPANDED A/D AND D/A CONVERTER

- Per Channel, Single Chip Codec
- CCITT G711 and G732 Compatible, Even Order Bits Inversion Included
- Microcomputer Interface with On-Chip Time-Slot Computation
- Simple Direct Mode Interface When Fixed Timeslots Are Used
- 66 dB Dynamic Range, with Resolution Equivalent to 11-Bit Linear Conversion Around Zero
- ±5% Power Supplies: +12V, +5V, -5V
- Precision On-Chip Voltage Reference
- Low Power Consumption 230 mW Typ. Standby Power 33 mW Typ.
- Fabricated with Reliable N-Channel MOS Process

The Intel® 2911A is a fully integrated PCM (Pulse Code Modulation) Codec (Coder-Decoder), fabricated with N-channel silicon gate technology. The high density of integration allows the sample and hold circuits, the digital-to-analog converter, the comparator and the successive approximation register to be integrated on the same chip, along with the logic necessary to interface a full duplex PCM link.


The primary applications are in telephone systems:

- Transmission — 30/32 Channel Systems at 2.048 Mbps
- Switching — Digital PBX's and Central Office Switching Systems
- Concentration — Subscriber Carrier/Concentrators

The wide dynamic range of the 2911A (66dB) and the minimal conversion time (80µsec minimum) make it an ideal product for other applications, like:

- Data Acquisition
- Secure Communications Systems
- Telemetry
- Signal Processing Systems


#### PIN CONFIGURATION



#### PIN NAMES

CAP 1 <sub>x</sub> , CAP 2 <sub>x</sub>	Holding Capacitor
VF <sub>x</sub>	Analog Input
VF <sub>R</sub>	Analog Output
DR, D <sub>c</sub>	Digital Input
D <sub>x</sub> , TS <sub>x</sub>	Digital Output
CLK <sub>c</sub> , CLK <sub>x</sub> , CLK <sub>R</sub>	Clock Input
FS <sub>x</sub> , FSR	Frame Sync Input
AUTO	Auto Zero Output
V <sub>BB</sub>	Power (-5V)
V <sub>CC</sub>	Power (+5V)
V <sub>DD</sub>	Power (+12V)
PDN	Power Down
GRDA	Analog Ground
GRDD	Digital Ground
NC	No Connect

#### BLOCK DIAGRAM



**PIN DESCRIPTION**

Pin No.	Symbol	Function	Description
1	CAP1 <sub>X</sub>	Hold	Connections for the transmit holding capacitor. Refer to Applications section.
2	CAP2 <sub>X</sub>		
3	VF <sub>X</sub>	Input	Analog input to be encoded into a PCM word. The signal on this lead is sampled at the same rate as the transmit frame synchronization pulse FS <sub>X</sub> , and the sample value is held in the external capacitor connected to the CAP1 <sub>X</sub> and CAP2 <sub>X</sub> leads until the encoding process is completed.
4	AUTO	Output	Most significant bit of the encoded PCM word (+5V for negative, -5V for positive values). Refer to the Codec Applications section.
5	GRDA	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
6	V <sub>DD</sub>	Power	+12V ± 5%; referenced to GRDA.
7	D <sub>R</sub>	Input	Receive PCM highway (serial bus) interface. The Codec serially receives a PCM word (8 bits) through this lead at the proper time defined by FS <sub>R</sub> , CLK <sub>R</sub> , D <sub>C</sub> , and CLK <sub>C</sub> .
8	PDN	Output	Active high when the Codec is in the power down state. Open drain output.
9	VF <sub>R</sub>	Output	Analog Output. The voltage present on VF <sub>R</sub> is the decoded value of the PCM word received on lead D <sub>R</sub> . This value is held constant between two conversions.
10	NC	No Connects	Recommended practice is to strap these NC's to GRDA.
11	NC		
12	GRDD	Ground	Ground return common to the logic power supply; V <sub>CC</sub> .
13	D <sub>X</sub>	Output	Output of the transmit side onto the send PCM highway (serial bus). The 8-bit PCM word is serially sent out on this pin at the proper time defined by FS <sub>X</sub> , CLK <sub>X</sub> , D <sub>C</sub> , and CLK <sub>C</sub> . TTL three-state output.

Pin No.	Symbol	Function	Description
14	$\overline{TS}_X$	Output	Normally high, this signal goes low while the Codec is transmitting an 8-bit PCM word on the D <sub>X</sub> lead. (Timeslot information used for diagnostic purposes and also to gate the data on the D <sub>X</sub> lead.) Open drain output.
15	V <sub>CC</sub>	Power	+5V ± 5%, referenced to GRDD.
16	CLK <sub>R</sub>	Input	Master receive clock defining the bit rate on the receive PCM highway. Typically 2.048 Mbps for a carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL compatible.
17	FS <sub>R</sub>	Input	Frame synchronization pulse for the receive PCM highway. Resets the on-chip timeslot counter for the receive side. Maximum repetition rate 12 KHz. TTL interface.
18	CLK <sub>X</sub>	Input	Master transmit clock defining the bit rate on the transmit PCM highway. Typically 2.048 Mbps for a carrier system. Maximum rate 2.1 Mbps. 50% duty cycle. TTL interface.
19	FS <sub>X</sub>	Input	Frame synchronization pulse for the transmit PCM highway. Resets the on-chip timeslot counter for the transmit side. Maximum repetition rate 12 KHz. TTL interface.
20	V <sub>BB</sub>	Power	-5V ± 5%, referenced to GRDA.
21	D <sub>C</sub>	Input	Data input to program the Codec for the chosen mode of operation. Becomes an active low chip select when CLK <sub>C</sub> is tied to V <sub>CC</sub> . TTL interface.
22	CLK <sub>C</sub>	Input	Clock input to clock in the data on the D <sub>C</sub> lead when the timeslot assignment feature is used; tied to V <sub>CC</sub> to disable this feature. TTL interface.




## FUNCTIONAL DESCRIPTION

The 2911A PCM Codec provides the analog-to-digital and the digital-to-analog conversions necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. The Codec is intended to be used on line and trunk terminations.

In a typical telephone system the Codec is located between the PCM highways and the channel filters.

The Codec encodes the incoming analog signal at the frame rate ( $FS_X$ ) into an 8-bit PCM word which is sent out on the  $D_X$  lead at the proper time. Similarly, on the receive link, the Codec fetches an 8-bit PCM word from the receive highway ( $D_R$  lead) and decodes an analog value which will remain constant on lead  $VF_R$  until the next receive frame. Transmit and receive frames are independent. They can be asynchronous (transmission) or synchronous (switching) with each other.

Circuitry is provided within the Codec to internally define the transmit and receive timeslots. In small systems this may eliminate the need for any external timeslot exchange; in large systems it provides one level of concentration. This feature can be bypassed and




discrete timeslots sent to each Codec within a system. In the power-down mode, most functions of the Codec are directly disabled to reduce power dissipation to a minimum.

## CODEC OPERATION

### Codec Control

The operation of the 2911A is defined by serially loading an 8-bit word through the  $D_C$  lead (data) and the  $CLK_C$  lead (clock). The loading is asynchronous with the other operations of the Codec, and takes place whenever transitions occur on the  $CLK_C$  lead. The  $D_C$  input is loaded in during the trailing edge of the  $CLK_C$  input.



The control word contains two fields:

Bit 1 and Bit 2 define whether the subsequent 6 bits apply to both the transmit and receive side (00), the transmit side only (01), the receive side only (10), or whether the Codec should go into the standby, power-down mode (11). In the last case (11), the following 6 bits are irrelevant.

The last 6 bits of the control word define the timeslot assignment, from 000000 (timeslot 1) to 111111 (timeslot 64). Bit 3 is the most significant bit and bit 8 the least significant bit and last into the Codec.

Bit 1	Bit 2	Mode
0	0	X & R
0	1	X
1	0	R
1	1	Standby

Bit						Time-Slot
3	4	5	6	7	8	
0	0	0	0	0	0	1
0	0	0	0	0	1	2
.	.	.	.	.	.	.
.	.	.	.	.	.	.
.	.	.	.	.	.	.
1	1	1	1	1	1	64

The Codec will retain the control word (or words) until a new word is loaded in or until power is lost. This feature permits dynamic allocation of timeslots for switching applications.

### Microcomputer Control Mode

In the microcomputer mode, each Codec performs its own timeslot computation independently for the transmit and receive channels by counting clock pulses ( $CLK_X$  and  $CLK_R$ ). All Codecs tied to the same data bus

receive identical framing pulses ( $FS_X$  and  $FS_R$ ). The framing pulses reset the on-chip timeslot counters every frame; hence the timeslot counters of all devices are synchronized. Each Codec is programmed via  $CLK_C$

and  $D_C$  for the desired transmit and receive timeslots according to the description in the Codec Control Section. All Codecs tied to the same  $D_R$  bus will, in general, have different receive timeslots, although that is not a device requirement. There may be separate busses for transmit and receive or all Codecs may transmit and receive over the same bus, in which case the transmit and receive channels must be synchronous ( $CLK_X = CLK_R$ ). There are no other restrictions on timeslot assignments; a device may have the same transmit and receive timeslot even if a single bus is used.


There are several requirements for using the  $CLK_C$ - $D_C$  interface in the microcomputer mode.

1. A complete timeslot assignment, consisting of eight negative transitions of  $CLK_C$ , must be made in less than one frame period. The assignment can overlap a framing pulse so long as all 8 control bits are clocked in within a total span of  $125\mu\text{sec}$  (for an 8 KHz frame rate).  $CLK_C$  must be left at a TTL low level when not assigning a timeslot.
2. A dead period of two frames must always be observed between successive timeslot assignments. The two frame delay is measured from the rising edge of the first  $CLK_C$  transition of the previous timeslot assigned.
3. When the device is in the power-down state (Standby), the following three-step sequence must be followed to power-up the codec to avoid contention on the transmit PCM highway.
  - a. Assign a dummy transmit timeslot. The dummy should be at least two timeslots greater than the maximum valid system timeslot (usually 24 or 32). For example, in a 24 timeslot system, the dummy could be any timeslot between 26 and 64. This will power-up the transmit side, but prevent any spurious  $D_x$  or  $TS_x$  outputs.
  - b. Two frames later, assign the desired transmit timeslot.
  - c. Two frames later assign the desired receive timeslot.


4. Initialization sequence: The device contains an on-chip power-on clear function which guarantees that with proper sequencing of the supplies ( $V_{CC}$  or  $V_{DD}$  on last), the device will initialize with no timeslot assigned to either the transmit or receive channel. After a supply failure or whenever the supplies are applied, it is recommended that either power down assignment be made first, or the first timeslot assignment be a transmit timeslot or a transmit/receive timeslot. The consequence of making a receive timeslot assignment first, after supply application, is that the transmit channel will assume timeslot 1, potentially producing bus contention.
5. Transmit only/receive only operation is permitted provided that a power down assignment is made first. Otherwise, special circuits which use only one channel should be physically disconnected from the unused bus; this allows a timeslot to be made to an unused channel without consequence.
6. Both frame synchronizing pulses ( $FS_X$ ,  $FS_R$ ) must be active at all times after power on clear (after power supplies are turned on). This requirement must be met during powerdown and receive only or transmit only operation, as well as during normal transmit and receive operation.

**Example of Microcomputer Control Mode:**

The two words 01000001 and 10000010 have been loaded into the Codec. The transmit side is now programmed for timeslot 2 and the receive side for timeslot 3. The Codec will output a PCM word on the transmit PCM highway (bus) during the timeslot 2 of the transmit frame, and will fetch a PCM word from the receive PCM highway during timeslot 3.



In this example the Codec interface to the PCM highway then functions as shown below. ( $FS_X$  and  $FS_R$  may be asynchronous.)



**Direct Control Mode**

The direct mode of operation will be selected when the  $CLK_C$  pin is strapped to the +5 volt supply ( $V_{CC}$ ). In this mode, the  $D_C$  pin is an active low chip select. In other words, when  $D_C$  is low, the device transmits and receives in the timeslots which follow the appropriate

framing pulses. With  $D_C$  high the device is in the power down state. Even though  $CLK_C$  characteristics are simpler for the 2911A it will operate properly when plugged into a 2911 board.

Deactivation of a channel by removal of the appropriate framing pulse ( $FS_X$  or  $FS_R$ ) is not permitted.

Specifically, framing pulses must be applied for a minimum of two frames after a change in state of  $D_C$  in order for the  $D_C$  change to be internally sensed. In particular, when entering standby in the direct mode, framing pulses must be applied as usual for two frames after  $D_C$  is brought high.

The Codec will enter direct mode within three frame times ( $375\mu\text{sec}$ ) as measured from the time the device power supplies settle to within the specified limits. This assumes that  $CLK_C$  is tied to  $V_{CC}$  and that all clocks are available at the time the supplies have settled.

### General Control Requirements


All bit and frame clocks should be applied whenever the device is active. In particular, an unused channel cannot be deactivated by removal of its associated frame or bit clock while the other channel of the same device remains active.

A single channel cannot be deactivated except by physical disconnection of the data lead ( $D_X$  or  $D_R$ ) from the system data bus. A device (both transmit and receive channels) may be deactivated in either control mode by powering down the device. Both channels are always powered down together.

### Encoding

The VF signal to be encoded is input on the  $VF_X$  lead. An internal switch samples the signal and the hold function is performed by the external capacitor connected to the  $CAP1_X$  and  $CAP2_X$  leads. The sampling and conversion

is synchronized with the transmit timeslot. The PCM word is then output on the  $D_X$  lead at the proper timeslot occurrence of the following frame. The A/D converter saturates at approximately  $\pm 2.2$  volts RMS ( $\pm 3.1$  volts peak).



### Decoding

The PCM word is fetched by the  $D_R$  lead from the PCM highway at the proper timeslot occurrence. The decoded value is held on an internal sample and hold capacitor.

The buffered non-return to zero output signal on the  $VF_R$  lead has a dynamic range of  $\pm 2.2$  volts RMS ( $\pm 3.1$  volts peak).

### Standby Mode — Power Down

To minimize power consumption and heat dissipation a standby mode is provided where all Codec functions are disabled except for  $D_C$  and  $CLK_C$  leads. These allow the Codec to be reactivated. In the microcomputer mode the Codec is placed into standby by loading a control word ( $D_C$ ) with a "1" in bits 1 and 2 locations. In the direct mode when  $D_C$  is brought high, the all "1's" control

word is internally transferred to the control register, invoking the standby condition.

While in the standby mode, the  $D_X$  output is actively held in a high impedance state to guarantee that the PCM bus will not be driven.

The power consumption in the standby mode is typically 33mW.

### Power-On Clear

Whether the device is used in the direct or microcomputer mode, an internal reset (power-on clear) is generated, forcing the device into the power down state, when power is supplied by any of the following

methods. (1) Device power supplies are turned on in a system power-up situation where either  $V_{CC}$  or  $V_{DD}$  is applied last. (2) A large supply transient causes either of the two positive supplies to drop to approximately 2 volts. (3) A board containing Codecs is plugged into a

“hot” system where  $V_{CC}$  or  $V_{DD}$  is the last contact made. It may be necessary to trim back the edge connector pins or fingers on  $V_{CC}$  or  $V_{DD}$  relative to the other supply to guarantee that the power-on clear will operate properly when a board is plugged into a “hot” system. Furthermore, the Codec will inhibit activity on  $TS_x$  and

$D_x$  during the application of power supplies.

The device is also tolerant of transients in the negative supply ( $V_{BB}$ ) so long as  $V_{BB}$  remains more negative than  $-3.5$  volts.  $V_{BB}$  transients which exceed this level should be detected and followed by a system reinitialization.

**Precision Voltage Reference for the D/A Converter**

The voltage reference is generated on the chip and is calibrated during the manufacturing process. The technique uses the difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature stable and bias stable reference voltage.

A gain setting op amp, programmed during manufacturing, “trims” the reference voltage source to the final precision voltage reference value provided to the D/A converter. The precision voltage reference determines the initial gain and dynamic range characteristics described in the A.C. Transmission Specification section.

**CONVERSION LAW**

The conversion law is commonly referred to as the A Law.

$$F(x) = \text{Sgn}(x) \left[ \frac{1 + \log_{10}(|A|x|)}{1 + \log_{10} A} \right], 1/A \leq |x| \leq 1$$

$$F(x) = \text{Sgn}(x) \left[ \frac{A|x|}{1 + \log_{10} A} \right], 0 \leq |x| \leq 1/A$$


where:  $x$  = the input signal  
 $\text{Sgn}(x)$  = sign of the input signal  
 $A = 87.6$  (defined by CCITT)

The Codec provides a piecewise linear approximation of the logarithmic law through 13 segments. Each segment is made of 16 steps with the exception of the first segment, which has 32 steps. In adjacent segments the step sizes are in a ratio of two to one. Within each segment, the step size is constant.

The output levels are midway between the corresponding decision levels. The output levels  $y_n$  are related to the input levels  $x_n$  by the expression:

$$y_n = \frac{x_{n-1} + x_n}{2}, 0 < n \leq 128$$

CODEC TRANSFER CHARACTERISTIC



Theoretical A-Law — Positive Input Values (for Negative Input Values, Invert Bit 1)

1 Segment Number	2 No. of Steps x Step Size	3 Value at Segment End Points	4 Decision Value Number n	5 Decision Value $x_n^{-1}$	6 PCM Word <sup>4</sup>								7 Normalized Value at Decoder Output $y_n^5$	8 Decoder Output Value Number
					Bit Number 1 2 3 4 5 6 7 8									
7	16 x 128	4096 <sup>3</sup>	(128)	(4096)	1 1 1 1 1 1 1 1								4032	128
			127	3968	(see Note 2)									
6	16 x 64	2048	113	2176	1 1 1 1 0 0 0 0								2112	113
			112	2048	(see Note 2)									
5	16 x 32	1024	97	1088	1 1 1 0 0 0 0 0								1056	97
			96	1024	(see Note 2)									
4	16 x 16	512	81	544	1 1 0 1 0 0 0 0								528	81
			80	512	(see Note 2)									
3	16 x 8	256	65	272	1 1 0 0 0 0 0 0								264	65
			64	256	(see Note 2)									
2	16 x 4	128	49	136	1 0 1 1 0 0 0 0								132	49
			48	128	(see Note 2)									
1	32 x 2	64	33	68	1 0 1 0 0 0 0 0								66	33
			32	64	(see Note 2)									
			1	2	1 0 0 0 0 0 0 0								1	1
			0	0										

Notes:

- 4096 normalized value units correspond to the value of the on-chip voltage reference.
- The PCM word corresponding to positive input values between two successive decision values numbered n and n + 1 (see column 4) is (128 + n) expressed as a binary number.
- $X_{128}$  is a virtual decision value.
- The PCM word on the highways is the same as the one shown in column 6, with the even order bits inverted. The 2911A provides for the inversion of the even order bits on both the send and receive sections.
- The voltage output on the  $V_{FR}$  lead is equal to the normalized value given in the table, augmented by an offset. The offset value is approximately 15mV.


## APPLICATIONS

### Holding Capacitor

For an 8 KHz sampling system the transmit holding capacitor  $CAP_X$  should be  $2000\text{ pF} \pm 20\%$ .

### Circuit Interface —

#### Without External Auto Zero



### Filters Interface


The filters may be interfaced as shown in the circuit interface diagrams. Note that the output pulse stream is of the non-return-to-zero type and hence requires the  $(\sin x)/x$  correction provided by the 2912A filter.

### $D_x$ Buffering

For higher drive capability or increased system reliability it may be desirable that the  $D_x$  output of a group of Codecs be buffered from the system PCM bus with an external three-state or open collector buffers. A buffer can be enabled with the appropriate Codec generated  $TS_x$  signal or signals.  $TS_x$  signal may also be used to activate external zero code suppression logic, since the occurrence of an active state of any  $TS_x$  implies the existence of PCM voice bits (as opposed to transparent data bits) on the bus.

### Circuit Interface —

#### With External Auto Zero



### Auto Zero

The 2911A contains a transparent on-chip auto zero plus a device pin for implementing a sign-bit driven external auto zero feedback loop. The on-chip auto zero reduces the input offset voltage of the encoder ( $VF_x$ ) to less than 3mV. For most telephony applications, this input offset is perfectly acceptable, since it insures the encoder is biased in the lower 25% of the first segment.

Where lower input offset is required the external auto zero loop may be used to bias the encoder exactly at the zero crossing point. The consequence of the external auto zero loop, aside from extra components, is the addition of the dithering auto-zero signal to the input signal, resulting in slightly higher idle channel noise (approximately 2dB) than when the external loop is not used. Consequently, where the application permits, it is recommended that the external auto zero loop not be used. When not used, the AUTO pin should float.

The circuit interface with external auto zero drawing shows a possible connection between  $VF_x$  and AUTO leads with the recommended values of  $C_1 = 0.3\text{ }\mu\text{F}$ ,  $R_1 = 150\text{ K}\Omega$ ,  $R_2 = 330\text{ }\Omega$ , and  $R_3 = 470\text{ K}\Omega$ .

### Absolute Maximum Ratings\*

Temperature Under Bias ..... -10°C to +80°C  
 Storage Temperature ..... -65°C to +150°C  
 All Input or Output Voltages with Respect to  $V_{BB}$  ..... -0.3V to +20V  
 $V_{CC}$ ,  $V_{DD}$ , GRDA, and GRDA with Respect to  $V_{BB}$  ..... -0.3V to +20V  
 Power Dissipation ..... 1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

### D.C. Characteristics

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm 5\%$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ , GRDA = 0V, GRDD = 0V, unless otherwise specified.

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ <sup>1</sup>	Max		
<b>DIGITAL INTERFACE</b>						
$I_{IL}$	Low Level Input Current			10	$\mu\text{A}$	$V_{IN} < V_{IL}$
$I_{IH}$	High Level Input Current			10	$\mu\text{A}$	$V_{IN} > V_{IH}$
$V_{IL}$	Input Low Voltage			0.6	V	
$V_{IH}$	Input High Voltage	2.2			V	
$V_{OL}$	Output Low Voltage			0.4	V	$D_X$ , $I_{OL} = 4.0\text{ mA}$ $\overline{TS}_X$ , $I_{OL} = 3.2\text{ mA}$ , open drain PDN, $I_{OL} = 1.6\text{ mA}$ , open drain
$V_{OH}$	Output High Voltage	2.4			V	$D_X$ , $I_{OH} = 15\text{ mA}$
<b>ANALOG INTERFACE</b>						
$Z_{AI}$	Input Impedance when Sampling, $V_{F_X}$	125	300	500	$\Omega$	In series with $CAP_X$ to GRDA, $-3.1\text{ V} < V_{IN} < 3.1\text{ V}$
$Z_{AO}$	Small Signal Output Impedance, $V_{F_R}$	100	180	300	$\Omega$	$-3.1\text{ V} < V_{OUT} < 3.1\text{ V}$
$V_{OR}$	Output Offset Voltage at $V_{F_R}$	-50		50	mV	Minimum code to $D_R$
$V_{IX}$	Input Offset Voltage at $V_{F_X}$	-5		5	mV	Minimum positive code produced at $D_X$
$V_{OL}$	Output Low Voltage at AUTO		$V_{BB}$	$(V_{BB} + 2)$	V	400 K $\Omega$ to GRDA
$V_{OH}$	Output High Voltage at AUTO	$(V_{CC} - 2)$	$V_{CC}$		V	400 K $\Omega$ to GRDA
<b>POWER DISSIPATION</b>						
$I_{DDO}$	Standby Current		0.7	1.1	mA	Auto Output = Open clock frequency = 2.048 MHz
$I_{CCO}$	Standby Current		4.0	7.0	mA	
$I_{BBO}$	Standby Current		1.0	2.5	mA	
$I_{DDI}$	Operating Current		11	16	mA	
$I_{CCI}$	Operating Current		13	21	mA	
$I_{BBI}$	Operating Current		4.0	6.0	mA	

**Notes:**

1. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply values.


**A.C. Characteristics**

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm 5\%$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $GRDA = 0\text{V}$ ,  $GRDD = 0\text{V}$ , unless otherwise specified.


Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ <sup>1</sup>	Max		
<b>TRANSMISSION</b>						
S/D	Signal to total distortion ratio. CCITT G.712 Method 2 (Half channel)	37			dB	Signal level 0 dBm0 to -30 dBm0
		31			dB	Signal level to -40 dBm0
		26			dB	Signal level to -45 dBm0
$\Delta G$	2911A Gain tracking deviation Half channel <sup>3</sup> Reference level -10 dBm0		$\pm .25$	$\pm .30$	dB	$V_{F_X} = 1.02 \text{ KHz}$ , sinusoid $-40 \text{ dBm0} \leq V_{F_X} \leq +3 \text{ dBm0}$
			$\pm .60$	$\pm .70$	dB	$-50 \text{ dBm0} \leq V_{F_X} < -40 \text{ dBm0}$
			$\pm 1.5$	$\pm 1.8$	dB	$-55 \text{ dBm0} \leq V_{F_X} < -50 \text{ dBm0}$
$\Delta G_V$	$\Delta G$ Variation with supplies Half channel		$\pm .0002$ $\pm .0004$	$\pm .0004$ $\pm .0008$	dB/mV dB/mV	$-40 \text{ dBm0} \leq V_{F_X} \leq +3 \text{ dBm0}$ $-50 \text{ dBm0} \leq V_{F_X} < -40 \text{ dBm0}$
$\Delta G_T$	$\Delta G$ Variation with temperature Half channel		$\pm .001$ $\pm .002$	$\pm .002$ $\pm .005$	dB/ $^\circ\text{C}$ dB/ $^\circ\text{C}$	$-40 \text{ dBm0} \leq V_{F_X} \leq +3 \text{ dBm0}$ $-50 \text{ dBm0} \leq V_{F_X} < -40 \text{ dBm0}$
$N_{IC}$	Idle channel noise		-85	-78	dBm0p	Quiet code, see note 2
HD	Harmonic Distortion (2nd or 3rd)		-48	-44	dB	$V_{F_X} = 1.02 \text{ KHz}$ , 0 dBm0; measured at decoder output $V_{F_R}$
IMD <sub>1</sub> IMD <sub>2</sub>	Intermodulation Distortion G.712(7.1) G.712(7.2)			-45 -50	dB dBm0	CCITT G.712 Two tone method

**Notes:**

1. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply values.
2. If the external auto zero is used  $N_{IC}$  has a typical value of -76 dBm0.
3. Tested and guaranteed at  $23^\circ\text{C}$ , nominal supplies.



**Figure 1. Tracking Deviation ( $\Delta G$ ) (Half Channel)**



**Figure 2. Signal to Total Distortion Ratio (Half Channel)**



**A.C. Characteristics** (continued)

 $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm 5\%$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $GRDA = 0\text{V}$ ,  $GRDD = 0\text{V}$ , unless otherwise specified.

Symbol	Parameter	Limits			Unit	Test Conditions
		Min	Typ <sup>1</sup>	Max		
<b>GAIN AND DYNAMIC RANGE</b>						
DmW	Digital Milliwatt Response	5.58	5.66	5.78	dBm	23°C, nominal supplies <sup>4</sup>
DmW <sub>T</sub>	DmW <sub>O</sub> Variation with Temperature		-0.001	-0.002	dB/°C	Relative to 23°C <sup>4</sup>
DmW <sub>S</sub>	DmW <sub>O</sub> Variation with Supplies			± 0.07	dB	Supplies ± 5% <sup>4</sup>
A <sub>IR</sub>	Input Dynamic Range	2.183	2.213	2.243	V <sub>RMS</sub>	Using D.C. and A.C. tests <sup>5</sup> 23°C, nominal supplies
A <sub>IRT</sub>	Input Dynamic Range vs Temperature			-0.5	mV <sub>RMS</sub> /°C	Relative to 23°C
A <sub>IRS</sub>	Input Dynamic Range vs Supplies			± 18	mV <sub>RMS</sub>	Supplies ± 5%
A <sub>OR</sub>	Output Dynamic Range, VF <sub>R</sub>	2.14	2.17	2.20	V <sub>RMS</sub>	23°C, nominal supplies
A <sub>ORT</sub>	A <sub>OR</sub> Variation with Temperature			-0.5	mV <sub>RMS</sub> /°C	Relative to 23°C
A <sub>ORS</sub>	A <sub>OR</sub> Variation with Supplies			± 18	mV <sub>RMS</sub>	Supplies ± 5%

**SUPPLY REJECTION AND CROSSTALK**

PSRR <sub>1</sub>	V <sub>DD</sub> Power Supply Rejection Ratio	45			dB	decoder alone <sup>6</sup>
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection Ratio	35			dB	decoder alone <sup>6</sup>
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection Ratio	50			dB	decoder alone <sup>6</sup>
PSRR <sub>4</sub>	V <sub>DD</sub> Power Supply Rejection Ratio	50			dB	encoder alone <sup>7</sup>
PSRR <sub>5</sub>	V <sub>BB</sub> Power Supply Rejection Ratio	45			dB	encoder alone <sup>7</sup>
PSRR <sub>6</sub>	V <sub>CC</sub> Power Supply Rejection Ratio	50			dB	encoder alone <sup>7</sup>
CT <sub>R</sub>	Crosstalk Isolation, Receive Side	75	80		dB	See Note 8
CT <sub>T</sub>	Crosstalk Isolation, Transmit Side	75	80		dB	See Note 9
CAPX	Input Sample and Hold Capacitor	1600	2000	2400	pF	

**Notes:**

- D<sub>R</sub> of Device Under Test (D.U.T.) driven with repetitive digital word sequence specified in CCITT recommendation G.711. Measurement made at VFR output.
- With the D.C. method the positive and negative clipping levels are measured and A<sub>IR</sub> is calculated. With the A.C. method a sinusoidal input signal to VF<sub>X</sub> is used where A<sub>IR</sub> is measured directly.
- D.U.T. decoder; impose 200 mV<sub>p,p</sub>, 1.02 KHz on appropriate supply; measurement made at decoder output; decoder in idle channel conditions.
- D.U.T. encoder; impose 200 mV<sub>p,p</sub>, 1.02 KHz on appropriate supply; measurement made at encoder output; encoder in idle channel conditions.
- VF<sub>X</sub> of D.U.T. encoder = 1.02 KHz, 0 dBm0. Decoder under quiet channel conditions; measurement made at decoder output.
- VF<sub>X</sub> = 0 Vrms. Decoder = 1.02 KHz, 0 dBm0. Encoder under quiet channel conditions; measurement made at encoder output.



### A.C. Characteristics — Timing Specification (1)

$T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{DD} = +12\text{V} \pm 5\%$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ,  $V_{BB} = -5\text{V} \pm 5\%$ ,  $GRDA = 0\text{V}$ ,  $GRDD = 0\text{V}$ , unless otherwise specified.


Symbol	Parameter	Limits		Units	Comments
		Min	Max		
<b>CLOCK SECTION</b>					
$t_{CY}$	Clock Period	485		ns	$CLK_X, CLK_R$ (2.048 MHz systems), $CLK_C$
$t_r, t_f$	Clock Rise and Fall Time	0	30	ns	$CLK_X, CLK_R, CLK_C$
$t_{CLK}$	Clock Pulse Width	215		ns	$CLK_X, CLK_R, CLK_C$
$t_{CDC}$	Clock Duty Cycle ( $t_{CLK} + t_{CY}$ )	45	55	%	$CLK_X, CLK_R$
<b>TRANSMIT SECTION</b>					
$t_{VFX}$	Analog Input Conversion	20		timeslot	from leading edge of transmit timeslot <sup>2</sup>
$t_{DZX}$	Data Enabled on TS Entry	50	180	ns	$0 < C_{LOAD} < 100\text{pF}$
$t_{DHX}$	Data Hold Time	80	230	ns	$0 < C_{LOAD} < 100\text{pF}$
$t_{HZX}$	Data Float on TS Exit	75	245	ns	$C_{LOAD} = 0$
$t_{SON}$	Timeslot X to Enable	30	185	ns	$0 < C_{LOAD} < 100\text{pF}$
$t_{SOFF}$	Timeslot X to Disable	70	225	ns	$C_{LOAD} = 0$
$t_{FSD}$	Frame Sync Delay	15	150	ns	
<b>RECEIVE AND CONTROL SECTIONS</b>					
$t_{VFR}$	Analog Output Update	9 1/16	9 1/16	timeslot	from leading edge of the channel timeslot
$t_{DSR}$	Receive Data Setup	20		ns	
$t_{DHR}$	Receive Data Hold	60		ns	
$t_{FSD}$	Frame Sync Delay	15	150	ns	
$t_{DSC}$	Control Data Setup	115		ns	Microcomputer mode only
$t_{DHC}$	Control Data Hold	115		ns	Microcomputer mode only

**Notes:**


1. All timing parameters referenced to 1.5V, except  $t_{HZX}$  and  $t_{SOFF}$ , which reference a high impedance state.
2. The 20 timeslot minimum insures that the complete A/D conversion will take place under any combination of receive interrupt or asynchronous operation of the Codec. Consult an Intel applications specialist or Intel Corporation for applications information which would allow operation with less than 20 timeslots.

# TIMING WAVEFORMS [1]


## TRANSMIT TIMING



## RECEIVE TIMING



## CONTROL TIMING



Notes:

1. All timing parameters referenced to 1.5V, except  $t_{HZX}$  and  $t_{SOFF}$  which reference a high impedance state.



## 2912A PCM TRANSMIT/RECEIVE FILTER

- **Low Power Consumption:**  
60mW Typical without Power Amplifiers  
80mW Typical with Power Amplifiers  
0.5mW Typical Standby
- **Low Idle Channel Noise:**  
2 dB<sub>rnc0</sub> Typical, Receive  
6 dB<sub>rnc0</sub> Typical, Transmit
- **Excellent Power Supply Rejection:**  
40dB Typical on V<sub>CC</sub> @ 50kHz  
30dB Typical on V<sub>BB</sub> @ 50kHz
- **Transmit Filter Rejects Low Frequency Noise:**  
23dB @ 60Hz  
25dB @ 50Hz  
50dB @ 16-2/3Hz
- **Adjustable Gain in Both Directions**
- **Fully Compatible with the Industry Standard Intel 2912**
- **D3/D4 and CCITT G712 Compatible**
- **Common Mode Op Amp Input Rejection 75dB Typical**
- **Direct Interface to the Intel 2910A/2911A PCM Coders Including Stand-By Power Down Mode**
- **Direct Interface with Transformer or Electronic Hybrids**
- **Fabricated with Reliable N-Channel MOS Process**

The Intel 2912A 2nd generation PCM line filter is a fully integrated monolithic device containing the two filters of a PCM line or trunk termination. It has improved key parameters of power consumption, idle channel noise, and power supply rejection. A single part exceeds both AT&T\* D3/D4 and CCITT transmission specs, exceeds digital Class 5 central office switching system stringent specifications, and is fully compatible with the 2912. The primary application for the 2912A is in telephone systems for transmission, switching, or remote concentration.

An advanced version of the switched capacitor technique used for the 2912 is used to implement the transmit and receive passband filter sections of the 2912A. The device is fabricated using Intel's reliable two layer polysilicon gate NMOS technology. (See Intel Reliability Report RR-24 on the 2910A, 2911A, and 2912.) The combination of advances in the switched capacitor techniques first used on the 2912 and the NMOS technology results in a monolithic 2912A filter which is packaged in a standard 16-pin DIP.





Figure 1. Block Diagram



### PIN NAMES

VFxI+, VFxI-	ANALOG INPUTS	CLK	CLOCK INPUT
GSx	GAIN CONTROL	CLK0	CLOCK SELECTION
VFR0	ANALOG OUTPUT	PDN	POWER DOWN
VFRi	ANALOG INPUT	Vcc	POWER (+5V)
VFR0	ANALOG OUTPUT	Vbb	POWER (-5V)
PWRI	DRIVER INPUT	GRDD	DIGITAL GROUND
PWRO+, PWRO-	DRIVER OUTPUT	GRDA	ANALOG GROUND

Figure 2. Pin Configuration

\*AT&T is a registered trademark of American Telephone and Telegraph Corporation.

Table 1. Pin Description

Symbol	Pin No.	Function	Description
VFxI+	1	Input	Analog input of the transmit filter. The VFxI+ signal comes from the 2 to 4 wire hybrid in the case of a 2 wire line and goes through the frequency rejection and the antialiasing filters before being sent to the Codec for encoding.
VFxI-	2	Input	Inverting input of the gain adjustment operational amplifier on the transmit filter.
GSx	3	Output	Output of the gain adjustment operational amplifier on the transmit filter. Used for gain setting of the transmit filter.
VFR0	4	Output	Analog output of the receive filter. This output provides a direct interface to electronic hybrids. For a transformer hybrid application, VFR0 is tied to PRWI and a dual balanced output is provided on pins PWRO+ and PWRO-.
PWRI	5	Input	Input to the power driver amplifiers on the receive side for interface to transformer hybrids. High impedance input. When tied to VBB, the power amplifiers are powered down.
PWRO+	6	Output	Non-inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.
PWRO-	7	Output	Inverting side of the power amplifiers. Power driver output capable of directly driving transformer hybrids.
VBB	8	Power	-5V ±5% referenced to GRDA
VCC	9	Power	+5V ±5% referenced to GRDA

Symbol	Pin No.	Function	Description
VFR1	10	Input	Analog input of the receive filter, interface to the Codec analog output for PCM applications. The receive filter provides the $\frac{\text{Sin}x}{x}$ correction needed for sample and hold type Codec outputs to give unity gain. The input voltage range is directly compatible with the Intel 2910A and 2911A Codecs.
GRDD	11	Ground	Digital ground return for internal clock generator.
CLK <sup>(1)</sup>	12	Input	Clock input. Three clock frequencies can be used: 1.536MHz, 1.544MHz or 2.048MHz; pin 14, CLK0, has to be strapped accordingly. High impedance input, TTL voltage levels.
PDN	13	Input	Control input for the stand-by power down mode. An internal pull up to +5V is provided for interface to the Intel 2910A and 2911A PDN outputs. TTL voltage levels.
CLK0 <sup>(1)</sup>	14	Input	Clock (pin 12, CLK) frequency selection. If tied to VBB, CLK should be 1.536MHz. If tied to Ground, CLK should be 1.544 MHz. If tied to VCC, CLK should be 2.048MHz.
GRDA	15	Ground	Analog return common to the transmit and receive analog circuits. Not connected to GRDD internally.
VFxO	16	Output	Analog output of the transmit filter. The output voltage range is directly compatible with the Intel 2910A and 2911A Codecs.

**NOTE:**

- The three clock frequencies are directly compatible with the Intel 2910A and 2911A Codecs. The following table should be observed in selecting the clock frequency.

Codec Clock	Clock Bits/Frame	CLK, Pin 12	CLK0, Pin 14
1.536 MHz	192	1.536 MHz	VBB (-5V)
1.544 MHz	193	1.544 MHz	GRDD
2.048 MHz	256	2.048 MHz	VCC (+5V)

### FUNCTIONAL DESCRIPTION

The 2912A provides the transmit and receive filters found on the analog termination of a PCM line or trunk. The transmit filter performs the anti-aliasing function needed for an 8KHz sampling system, and the 50/60Hz rejection. The receive filter has a low pass transfer characteristic and also provides the  $\text{Sin}x/x$  correction necessary to interface the Intel 2910A ( $\mu$  Law) and 2911A (A Law) Codecs which have a non-return-to-zero output of the digital to analog conversion. Gain adjustment is provided in the receive and transmit directions.

A stand-by, power down mode is included in the 2912A and can be directly controlled by the 2910A/2911A Codecs.

The 2912A can interface directly with a transformer hybrid (2 to 4 wire conversion) or with electronic hybrids; in the latter case the power dissipation is reduced by powering down the output amplifier provided on the 2912A.




Figure 3. Typical Line Termination

### FILTER OPERATION

#### Transmit Filter Input Stage

The input stage provides gain adjustment in the pass-band. The input operational amplifier has a common mode range of  $\pm 2.2$  volts, a DC offset of less than 25mV, a voltage gain greater than 3000 and a unity gain bandwidth of 1 MHz. It can be connected to provide a gain of 20dB without degrading the noise performance of the filter. The load impedance

connected to the amplifier output ( $\text{GS}_x$ ) must be greater than  $10\text{K}\Omega$  in parallel with 25 pF. The input signal on lead  $\text{VF}_x|+$  can be either AC or DC coupled. The input Op Amp can also be used in the inverting mode or differential amplifier mode. The remaining portion of the transmit filter provides a gain of +3dB in the pass band.




Figure 4. Transmit Filter Gain Adjustment

### Receive Filter Output

The VFRO lead is capable of driving high impedance electronic hybrids. The gain of the receive section from VFRI to VFRO is:

$$\frac{\left(\frac{\pi f}{8000}\right)}{\sin\left(\frac{\pi f}{8000}\right)}$$

which when multiplied by the output response of the Intel 2910A and 2911A Codecs results in a 0dB gain in the pass band. The filter gain can be adjusted downward by a resistor voltage divider connected as shown. The total resistive load  $R_{LR}$  on VFRO should not be less than 10k  $\Omega$ .




Figure 5. Receive Filter Output Gain Adjustment

### Receive Filter Output Driver Amplifier Stage

A balanced power amplifier is provided in order to drive low-impedance loads in a bridged configuration. The receive filter output VFRO is connected through gain setting resistors  $R_1$  and  $R_2$  to the amplifier input PWRI. The input voltage range on PWRI is  $\pm 3.2$  volts and the gain is 6dB for a bridged output. With a 600 $\Omega$  load connected between PWRO+ and PWRO-, the maximum voltage swing across the load is  $\pm 5.0$  volts. The series combination of  $R_S$  and the hybrid transformer must present a minimum A.C. load resistance of 600 $\Omega$  to the amplifier in the bridged configuration. A typical connection of the output driver amplifiers is shown below. These amplifiers can also be used with loads connected to ground.

When the power amplifier is not needed it should be deactivated to save power. This is accomplished by tying the PWRI pin to  $V_{BB}$  before the device is powered up.




Figure 6. Typical Connection of Output Driver Amplifier

### Power Down Mode

Pin 13, PDN, provides the power down control. When the signal on this lead is brought high, the 2912A goes into a standby, power down mode. Power dissipation is reduced to 0.5mW. In the stand-by mode, all outputs go into a high impedance state. This feature allows multiple 2912As to drive the same analog bus on a time-shared basis.

When power is restored, the settling time of the 2912A is typically 15ms.

The PDN interface is directly compatible with the Intel 2910A and 2911A PDN outputs. Only one command from the common control is then necessary to power down both the Codec and the Filters of the line or trunk interface.

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....	-10° C to +80° C
Storage Temperature .....	-65° C to +150° C
Supply Voltage with Respect to V <sub>BB</sub> ...	-0.3V to +14.0V
All Input and Output Voltages with Respect to V <sub>BB</sub> .....	-0.3V to +14.0V
All Output Currents .....	±50mA
Power Dissipation .....	1 Watt

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS**

(T<sub>A</sub> = 0° C to +70° C; V<sub>CC</sub> = 5V ±5%; V<sub>BB</sub> = -5V ±5%; GRDA = 0V; GRDD = 0V; unless otherwise specified.)

**DIGITAL INTERFACE** (CLK, CLK0, and PDN Pins)

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
I <sub>LIC</sub>	Input Load Current, CLK			10	μA	V <sub>IN</sub> = GRDD to V <sub>CC</sub>
I <sub>LIO</sub>	Input Load Current, CLK0			10	μA	V <sub>IN</sub> = V <sub>BB</sub> to V <sub>CC</sub>
I <sub>LIP</sub>	Input Load Current, PDN			-100	μA	V <sub>IN</sub> = GRDD to V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage (except CLK0)			0.8	V	
V <sub>IH</sub>	Input High Voltage (except CLK0)	2.0			V	
V <sub>ILO</sub>	Input Low Voltage, CLK0	V <sub>BB</sub>		V <sub>BB</sub> <sup>+0.5</sup>	V	
V <sub>IIO</sub>	Input Intermediate Voltage, CLK0	GRDD <sup>-0.5</sup>		0.8	V	
V <sub>IHO</sub>	Input High Voltage, CLK0	V <sub>CC</sub> <sup>-0.5</sup>		V <sub>CC</sub>	V	

**POWER DISSIPATION**

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
I <sub>CC0</sub>	V <sub>CC</sub> Standby Current		50	100	μA	PDN = V <sub>IH</sub> MIN
I <sub>BB0</sub>	V <sub>BB</sub> Standby Current		50	100	μA	PDN = V <sub>IH</sub> MIN
I <sub>CC1</sub>	V <sub>CC</sub> Operating Current, Power Amplifiers Inactive		6	10	mA	PWRI = V <sub>BB</sub> <sup>2</sup>
I <sub>BB1</sub>	V <sub>BB</sub> Operating Current, Power Amplifiers Inactive		6	10	mA	PWRI = V <sub>BB</sub> <sup>2</sup>
I <sub>CC2</sub>	V <sub>CC</sub> Operating Current		8	14	mA	
I <sub>BB2</sub>	V <sub>BB</sub> Operating Current		8	14	mA	

**NOTE:**

1. Typical values are for T<sub>A</sub> = 25° C and nominal power supply values.
2. To place the power amplifiers in the inactive mode PWRI must be tied to V<sub>BB</sub> prior to power-up.



## D.C. CHARACTERISTICS

( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5\text{V} \pm 5\%$ ;  $V_{BB} = -5\text{V} \pm 5\%$ ;  $GRDA = 0\text{V}$ ;  $GRDD = 0\text{V}$ ; unless otherwise specified.)

### ANALOG INTERFACE, TRANSMIT FILTER INPUT STAGE

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
$I_{BXI}$	Input Leakage Current, $V_{FXI+}$ , $V_{FXI-}$			100	nA	$-2.2\text{V} < V_{IN} < 2.2\text{V}$
$R_{IXI}$	Input Resistance, $V_{FXI+}$ , $V_{FXI-}$	10			M $\Omega$	
$V_{OSXI}$	Input Offset Voltage, $V_{FXI+}$ , $V_{FXI-}$			25	mV	
CMRR	Common Mode Rejection, $V_{FXI+}$ , $V_{FXI-}$	60	75		dB	$-2.2\text{V} < V_{IN} < -2.2\text{V}$ , $0\text{dBm} \equiv 1.1\text{V}_{\text{RMS}}$ , Input at $V_{FXI-}$
$A_{VOL}$	DC Open Loop Voltage Gain, $GS_X$	3000				
$f_C$	Open Loop Unity Gain Bandwidth, $GS_X$		1		MHz	
$V_{OXI}$	Output Voltage Swing, $GS_X$	$\pm 2.5$			V	$R_L \geq 10\text{k}\Omega$
$C_{LXI}$	Load Capacitance, $GS_X$			25	pF	
$R_{LXI}$	Minimum Load Resistance, $GS_X$	10			k $\Omega$	Minimum $R_L$

### ANALOG INTERFACE, TRANSMIT FILTER (See Figure 9)

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
$R_{OX}$	Output Resistance, $V_{FXO}$		20	35	$\Omega$	
$V_{OSX}$	Output DC Offset, $V_{FXO}$			100	mV	$V_{FXI+}$ Connected to $GRDA$ , Input Op Amp at Unity Gain
PSRR <sub>1</sub>	Power Supply Rejection of $V_{CC}$ at 1kHz, $V_{FXO}$	30	40		dB	Note 2
PSRR <sub>2</sub>	Power Supply Rejection of $V_{BB}$ at 1kHz, $V_{FXO}$	25	30		dB	Note 2
$C_{LX}$	Load Capacitance, $V_{FXO}$			25	pF	
$R_{LX}$	Minimum Load Resistance, $V_{FXO}$	2.7			k $\Omega$	Minimum $R_L$
$V_{OX1}$	Output Voltage Swing, 1kHz, $V_{FXO}$	$\pm 3.2$			V	$R_L \geq 10\text{k}\Omega$ or with 2910A or 2911A
$V_{OX2}$	Output Voltage Swing, 1kHz, $V_{FXO}$	$\pm 2.5$			V	$R_L \geq 2.7\text{k}\Omega$

### ANALOG INTERFACE, RECEIVE FILTER (See Figure 10)

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
$I_{BR}$	Input Leakage Current, $V_{FRI}$			3	$\mu\text{A}$	$-3.2\text{V} < V_{IN} < 3.2\text{V}$
$R_{IR}$	Input Resistance, $V_{FRI}$	1			M $\Omega$	
$R_{OR}$	Output Resistance, $V_{FRO}$			100	$\Omega$	
$V_{OSR}$	Output DC Offset, $V_{FRO}$			100	mV	$V_{FRI}$ Connected to $GRDA$
PSRR <sub>3</sub>	Power Supply Rejection of $V_{CC}$ at 1kHz, $V_{FRO}$	30	45		dB	
PSRR <sub>4</sub>	Power Supply Rejection of $V_{BB}$ at 1kHz, $V_{FRO}$	30	35		dB	
$C_{LR}$	Load Capacitance, $V_{FRO}$			25	pF	
$R_{LR}$	Minimum Load Resistance, $V_{FRO}$	10			k $\Omega$	Minimum $R_L$
$V_{OR}$	Output Voltage Swing, $V_{FRO}$	$\pm 3.2$			V	$R_L = 10\text{k}\Omega$

#### NOTE:

1. Typical values for  $T_A = 25^\circ\text{C}$  and nominal power supply values.
2. PSRR<sub>1,2</sub> include input op amp in transmit section.

**D.C. CHARACTERISTICS**

(T<sub>A</sub> = 0° C to +70° C; V<sub>CC</sub> = +5V ±5%; V<sub>BB</sub> = -5V ±5%; GRDA = 0V; GRDD = 0V; unless otherwise specified.)

**ANALOG INTERFACE, RECEIVE FILTER DRIVER AMPLIFIER STAGE**

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
I <sub>BRA</sub>	Input Leakage Current, PWRI			3	μA	-3.2V < V <sub>IN</sub> < 3.2V
R <sub>IRA</sub>	Input Resistance, PWRI	10			MΩ	
R <sub>ORA</sub>	Output Resistance, PWRO+, PWRO-		1		Ω	I <sub>OUT</sub>   < 10mA -3.0V < V <sub>OUT</sub> < 3.0V
V <sub>OSRA</sub>	Output DC Offset, PWRO+, PWRO-			50	mV	PWRI Connected to GRDA
CLRA	Load Capacitance, PWRO+, PWRO-			100	pF	
VORA1	Output Voltage Swing Across R <sub>L</sub> , PWRO+, PWRO- Single Ended Connection	±3.2			V	R <sub>L</sub> = 10kΩ
		±2.9			V	R <sub>L</sub> = 600Ω
		±2.5			V	R <sub>L</sub> = 300Ω
VORA2	Differential Output Voltage Swing, PWRO+, PWRO- Balanced Output Connection	±6.4			V	R <sub>L</sub> = 20kΩ
		±5.8			V	R <sub>L</sub> = 1200Ω
		±5.0			V	R <sub>L</sub> = 600Ω
					V	R <sub>L</sub> = 600Ω

**A.C. CHARACTERISTICS**

(T<sub>A</sub> = 0° C to +70° C; V<sub>CC</sub> = +5V ±5%; V<sub>BB</sub> = -5V ±5%; GRDA = 0V; GRDD = 0V; unless otherwise specified.)  
 Clock Input Frequency: CLK = 1.536MHz ±0.1%; CLK0 = V<sub>IL0</sub> (Tied to V<sub>BB</sub>) CLK = 2.048MHz ±0.1%; CLK0 = V<sub>IHQ</sub> (Tied to V<sub>CC</sub>)  
 CLK = 1.544MHz ±0.1%; CLK0 = V<sub>IQ0</sub> (Tied to GRDD)

**TRANSMIT FILTER TRANSFER CHARACTERISTICS** (See Transmit Filter Transfer Characteristics, Figure 7)

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
G <sub>RX</sub>	Gain Relative to Gain at 1kHz					0dBmO Input Signal
	16.67Hz		-56	-50	dB	Gain Setting Op Amp at Unity Gain
	50Hz			-25	dB	
	60Hz			-23	dB	
	200Hz	-1.0		-0.125	dB	0dBmO Signal ≡ 1.1 V <sub>RMS</sub>
	300Hz to 3000Hz	-0.125		0.125	dB	input at VF <sub>XI</sub> -
	3300Hz	-35		0.03	dB	
	3400Hz	-0.7		-0.1	dB	0dBmO Signal ≡ 1.6 V <sub>RMS</sub>
	4000Hz			-14	dB	Output at VF <sub>XO</sub>
	4600Hz and Above			-32	dB	
G <sub>AX</sub>	Absolute Passband Gain at 1kHz, VF <sub>XO</sub>	2.9	3.0	3.1	dB	R <sub>L</sub> = ∞, Note 3
G <sub>AXT</sub>	Gain Variation with Temperature at 1kHz		.0002	.002	dB/°C	0dBmO Signal Level
G <sub>AXS</sub>	Gain Variation with Supplies at 1kHz		.01	.07	dB/V	0dBmO Signal Level, Supplies ±5%
CTRT	Cross Talk, Receive to Transmit, Measured at VF <sub>XO</sub> $20 \log \frac{VF_{XO}}{VF_{RI}}$		-75	-65	dB	V <sub>FRI</sub> = 1.6 V <sub>RMS</sub> , 1kHz Input VF <sub>XI</sub> +, VF <sub>XI</sub> - Connected to GS <sub>X</sub> , GS <sub>X</sub> Connected through 10kΩ to GRDA
N <sub>CX1</sub>	Total C Message Noise at Output, VF <sub>XO</sub>		6	11	dBrnc0  2	Gain Setting Op Amp at Unity Gain
N <sub>CX2</sub>	Total C Message Noise at Output, VF <sub>XO</sub>		9	13	dBrnc0  2	Gain Setting Op Amp at 20dB Gain
D <sub>DX</sub>	Differential Envelope Delay, VF <sub>XO</sub> 1kHz to 2.6kHz			60	μs	
D <sub>AX</sub>	Absolute Delay at 1kHz, VF <sub>XO</sub>			110	μs	
DP <sub>X1</sub>	Single Frequency Distortion Products			-48	dB	0dBmO Input Signal at 1kHz
DP <sub>X2</sub>	Single Frequency Distortion Products at Maximum Signal Level of +3dBm0 at VF <sub>XO</sub>			-45	dB	0.16 V <sub>RMS</sub> 1kHz Input Signal at VF <sub>XI</sub> +, Gain Setting Op Amp at 20dB Gain. The +3dBm0 signal at VF <sub>XO</sub> is 2.26 V <sub>RMS</sub>

See next page for **NOTES**.

**A.C. CHARACTERISTICS**

( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5\text{V} \pm 5\%$ ;  $V_{BB} = -5\text{V} \pm 5\%$ ;  $GRDA = 0\text{V}$ ;  $GRDD = 0\text{V}$ ; unless otherwise specified.)

Clock Input Frequency:  $CLK = 1.536\text{MHz} \pm 0.1\%$ ;  $CLK0 = V_{IL0}$  (Tied to  $V_{BB}$ )

$CLK = 1.544\text{MHz} \pm 0.1\%$ ;  $CLK0 = V_{IH0}$  (Tied to  $GRDD$ )

$CLK = 2.048\text{MHz} \pm 0.1\%$ ;  $CLK0 = V_{IH0}$  (Tied to  $V_{CC}$ )

**RECEIVE FILTER TRANSFER CHARACTERISTICS** (See Receive Filter Transfer Characteristics, Figure 8)

Symbol	Parameter	Min	Typ <sup>(1)</sup>	Max	Unit	Test Conditions
GRR	Gain Relative to Gain at 1kHz with $S_{inx}/x$ Correction of 2910A or 2911A					0dBmO Input Signal
	Below 200Hz			0.125	dB	0dBmO Signal $\equiv 1.6 V_{RMS} \times \sin\left(\frac{\pi f}{8000}\right) / \left(\frac{\pi f}{8000}\right)$ Input at $V_{FRI}$
	200Hz	-0.5		0.125	dB	
	300Hz to 3000Hz	-0.125		0.125	dB	
	3300Hz	-0.35		0.03	dB	
	3400Hz	-0.7		-0.1	dB	
	4000Hz			-14	dB	
4600Hz and Above			-30	dB		
GAR	Absolute Passband Gain at 1kHz, $V_{FRO}$	-0.1	0	+0.1	dB	$R_L = \infty$ , Notes 3, 4
GART	Gain Variation with Temperature at 1kHz		.0002	.002	dB/ $^\circ\text{C}$	0dBmO Signal Level
GARS	Gain Variation with Supplies at 1kHz		.01	.07	dB/V	0dBmO Signal Level, Supplies $\pm 5\%$
CTTR	Cross Talk, Transmit to Receive, Measured at $V_{FRO}$ ; $20 \log(V_{FRO}/V_{FXO})$		-70	-60	dB	$V_{FXI} = 1.1 V_{RMS}$ , 1kHz Output $V_{FRI}$ Connected to $GRDA$
NCR	Total C Message Noise at Output, $V_{FRO}$		2	6	dBrnc0 [2]	$V_{FRO}$ Output or $PWRO+$ and $PWRO-$ Connected with Unity Gain
DDR	Differential Envelope Delay, $V_{FRO}$ , 1kHz to 2.6kHz			100	$\mu\text{s}$	
DAR	Absolute Delay at 1kHz, $V_{FRO}$			110	$\mu\text{s}$	
DPR1	Single Frequency Distortion Products			-48	dB	0dBmO Input Signal at 1kHz
DPR2	Single Frequency Distortion Products at Maximum Signal Level of +3dBm0 at $V_{FRO}$			-45	dB	+3dBmO Signal Level of 2.26 $V_{RMS}$ , 1kHz Input at $V_{FRI}$

**NOTES:**

1. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply values.
2. A noise measurement of 12dBrnc into a 600 $\Omega$  load at the 2912A device is equivalent to 6dBrnc0.
3. For gain under load refer to output resistance specs and perform gain calculation.
4. Output is non-inverting.

TRANSFER CHARACTERISTICS






Figure 7. Transmit Filter




NOTES:  
 1. TYPICAL TRANSFER FUNCTION OF THE RECEIVE FILTER AS A SEPARATE COMPONENT.  
 2. TYPICAL TRANSFER FUNCTION OF THE RECEIVE FILTER DRIVEN BY THE SAMPLE AND HOLD OUTPUT OF THE INTEL 2910A AND 2911A CODECS. THE COMBINED FILTER/CODEC RESPONSE MEETS THE STATED SPECIFICATIONS.

Figure 8. Receive Filter

**POWER SUPPLY REJECTION  
TYPICAL VALUES OVER 3 RANGES**



**Figure 9. Transmit Filter**



**Figure 10. Receive Filter**



## APPLICATIONS INFORMATION 2910A/2911A/2912A




Figure 1. A Typical 2910A Codec and 2912A Filter Configuration

### Codec Interface

The 2912A PCM Filter is designed to directly interface to the 2910A and 2911A Codecs as shown above. The transmit path is completed by connecting the VF<sub>X</sub>O output of the 2912A to the coupling capacitor associated with the VF<sub>X</sub> input of the 2910A and 2911A codecs. The receive path is completed by directly connecting the codec output VF<sub>R</sub> to the receive input of the 2912A VF<sub>R</sub>I. The PDN input of the 2912A should be connected to the PDN output of the codec to allow the filter to be put in the power-down standby mode under control of the codec.

### Clock Interface


To assure proper operation, the CLK input of the 2912A should be connected to the same clock provided to the receive bit clock, CLK<sub>R</sub> of 2910A or 2911A Codec as shown above. The CLK<sub>0</sub> input of the 2912A should be set to the proper voltage depending on the standard clock frequency chosen for the codec and filter.

## Grounding, Decoupling, and Layout Recommendations


The most important steps in designing a low noise line card are to insure that the layout of the circuit components and traces results in a minimum of cross coupling between analog and digital signals, and to provide well bypassed and clean power supplies, solid ground planes, and minimal lead lengths between components.

1. All power source leads should be bypassed to ground on each printed circuit board (PCB), on which codecs are provided. At least one electrolytic bypass capacitor (at least 50  $\mu\text{F}$ ) per board is recommended at the point where all power traces from the codecs and filters join prior to interfacing with the edge connector pins assigned to the power leads.
2. When using two-sided PCBs, use both corresponding pins on opposite sides of the board for the same power lead. Strap them together both on the PCB and on the back of the edge connector.
3. Lay out the traces on codec- and filter-equipped boards such that analog signal and capacitor leads are separated as widely as possible from the digital clock and data leads.
4. Connect the codec sample and hold capacitor with the shortest leads possible. Mount it as close to the codec CAP1X, CAP2X pins as possible. Shield the capacitor traces with analog ground.
5. Do not lay out any board traces (especially digital) that pass between or near the leads of the sample and hold capacitor(s) since they are in high impedance circuits which are sensitive to noise coupling.
6. Keep analog voice circuit leads paired on their layouts so that no intervening circuit leads are permitted to run parallel to them and/or between them.
7. Arrange the layout for each duplicated line, trunk or channel circuit in identical form.
8. Line circuits mounted extremely close to adjacent line circuits increase the possibility of interchannel crosstalk.
9. Avoid assignment of edge connector pins to any analog signal adjacent to any lead carrying digital (periodic) signals or power.
10. The optimum grounding configuration is to maintain separate digital and analog grounds on the circuit boards, and to carry these grounds back to the power supply with a low impedance connection. This keeps the grounds separate over the entire system except at the power supply.
11. The voltage difference between ground leads GRDA and GRDD (analog and digital ground) should not exceed two volts. One method of preventing any substantial voltage difference between leads GRDA and GRDD is to connect two diodes back to back in opposite directions across these two ground leads on each board.
12. Codec-filter pairs should be aligned so that pins 9 through 16 of the filter face pins 1 through 12 of the codec. This minimizes the distance for analog connections between devices and with no crossing analog lines.
13. No digital or high voltage level (such as ringing supply) lines should run under or in parallel with these analog VF connections. If the analog lines are on the top (component side) of the PC board, then GRDD, GRDA, or power supply leads should be directly under them, on the bottom to prevent analog/digital coupling.
14. Both the codec and filter devices should be shielded from traces on the bottom of the PCB by using ground or power supply leads on the top side directly under the device (like a ground plane).
15. Two +5 volt power supply leads ( $V_{CC}$ ) should be used on each PCB, one to the filters, the other to the codecs. These leads should be separately decoupled at the PCB where they then join to a single 5 volt supply at the backplane connector. Decoupling can be accomplished with either a series resistor/parallel capacitor (RC lowpass) or a series RF choke and parallel capacitor for each 5 volt lead. The capacitor should be at least 10  $\mu\text{F}$  in parallel with a 0.1  $\mu\text{F}$  ceramic. This filters both high and low frequencies and accommodates large current spikes due to switching.
16. Both grounds and power supply leads must have low resistance and inductance. This should be accomplished by using a ground plane whenever possible. When narrower traces must be used, a minimum width of 4 millimeters should be maintained. Either multiple or extra large plated through holes should be used when passing the ground connections through the PCB.
17. The 2912A PCM filter should have all power supplies bypassed to analog ground (GRDA). The 2910A/2911A Codec +5V power supplies should be bypassed to the digital ground (GRDD). This is appropriate when separate +5V power supply leads are used as suggested in item 15. The -5V and +12V supplies should be bypassed to analog ground (GRDA). Bypass capacitors at each device should be high frequency capacitors of approximately 0.1 to 1.0  $\mu\text{F}$  value. Their lead lengths should be minimized by routing the capacitor leads to the appropriate ground plane under the device (either GRDA or GRDD).
18. Relay operation, ring voltage application, interruptions, and loop current surges can produce enormous transients. Leads carrying such signals must be routed well away from both analog and digital circuits on the line card and in backplanes. Lead pairs carrying current surges should be routed closely together to minimize possible inductive coupling. The microcomputer clock lead is particularly vulnerable, and should be buffered. Care should also be used in the backplane layout to prevent pickup surges. Any other latching components (relay buffers, etc.) should also be protected from surges.
19. When not used, the AUTO pin should float with minimum PC board track area.

2910A/2912A 0dBm0



2911A/2912A 0dBm0





## 2913 AND 2914 COMBINED SINGLE-CHIP PCM CODEC AND FILTER

- 2914 Asynchronous clocks, 8th bit signaling, loop back test capability
- 2913 Synchronous clocks only, 300 mil package
  
- AT&T D3/D4 and CCITT Compatible for Synchronous Operation
- Pin Selectable  $\mu$ -law or A-law Operation
- Two Timing Modes:
  - Fixed Data Rate Mode  
1.536, 1.544, or 2.048 MHz
  - Variable Data Rate Mode  
64 kHz 2.048 MHz
- Exceptional Analog Performance
- 28 Pin Plastic Leaded Chip Carrier (PLCC) for Higher Integration
  
- Low Power HMOS-E Technology:
  - 5mW Typical Power Down
  - 140mW Typical Operating
- Fully Differential Architecture Enhances Noise Immunity
- On-Chip Auto Zero, Sample and Hold, and Precision Voltage References
- Direct Interface with Transformer or Electronic Hybrids

The Intel 2913 and 2914 are fully integrated PCM codecs with transmit/receive filters fabricated in a highly reliable and proven N-channel HMOS silicon gate technology (HMOS-E). These devices provide the functions that were formerly provided by two complex chips (2910A or 2911A and 2912A). Besides the higher level of integration, the performance of the 2913 and 2914 is superior to that of the separate devices.

The primary applications for the 2913 and 2914 are in telephone systems:

- Switching — Digital PBX's and Central Office Switching Systems
- Transmission — D3/D4 Type Channel Banks and Subscriber Carrier Systems
- Subscriber Instruments — Digital Handsets and Office Workstations

The wide dynamic range of the 2913 and 2914 (78 dB) and the minimal conversion time make them ideal products for other applications such as:

- Voice Store and Forward
- Secure Communications Systems
- Digital Echo Cancellers
- Satellite Earth Stations




Figure 1. Pin Configurations




Figure 2. Block Diagram

Table 1. Pin Names

$V_{BB}$	Power (-5V)	$GS_x$	Transmit Gain Control
$PWRO+$ , $PWRO-$	Power Amplifier Outputs	$VF_{xI-}$ , $VF_{xI+}$	Analog Inputs
$GS_R$	Receive Gain Control	$GRDA$	Analog Ground
$PDN$	Power Down Select	NC	No Connect
$CLKSEL$	Master Clock Frequency Select	$SIG_x$	Transmit Signaling Input
$LOOP$	Analog Loop Back	$ASEL$	$\mu$ - or A-law Select
$SIG_R$	Receive Signaling Bit Output	$TS_x$	Timeslot Strobe/Buffer Enable
$DCLK_R$	Receive Variable Data Clock	$DCLK_x$	Transmit Variable Data Clock
$D_R$	Receive PCM Input	$D_x$	Transmit PCM Output
$FS_R$	Receive Frame Synchronization Clock	$FS_x$	Transmit Frame Synchronization Clock
$GRDD$	Digital Ground	$CLK_x$	Transmit Master Clock
$V_{CC}$	Power (+5V)	$CLK_R$	Receive Master Clock (2914 only, internally connected to $CLK_x$ on 2913)

Table 2. Pin Description

Symbol	Function	Symbol	Function
$V_{BB}$	Most negative supply; input voltage is $-5$ volts $\pm 5\%$ .	GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.	$CLK_R$	Receive master and data clock for the fixed data rate mode; receive master clock only in variable data rate mode.
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+.	$CLK_X$	Transmit master and data clock for the fixed data rate mode; transmit master clock only in variable data rate mode.
$GS_R$	Input to the gain setting network on the output power amplifier. Transmission level can be adjusted over a 12dB range depending on the voltage at $GS_R$ .	$FS_X$	8 KHz frame synchronization clock input/ timeslot enable, transmit channel. Operates independently but in an analogous manner to $FS_R$ . The transmit channel enters the standby state whenever $FS_X$ is TTL low for 300 milliseconds.
$\overline{PDN}$	Power down select. When $\overline{PDN}$ is TTL high, the device is active. When low, the device is powered down.	$D_X$	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock: $CLK_X$ in fixed data rate mode and $DCLK_X$ in variable data rate mode.
CLKSEL	Input which must be pinstrapped to reflect the master clock frequency at $CLK_X$ , $CLK_R$ . $CLKSEL = V_{BB}$ . . . . . 2.048 MHz $CLKSEL = GRDD$ . . . . . 1.544 MHz $CLKSEL = V_{CC}$ . . . . . 1.536 MHz	$\overline{TS}_X/DCLK_X$	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer as in 2910A and 2911A direct mode timing. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64Kb to 2.048 Mb data rates.
LOOP	Analog loopback. When this pin is TTL high, the analog output (PWRO+) is internally connected to the analog input ( $VF_XI+$ ), $GS_R$ is internally connected to PWRO-, and $VF_XI-$ is internally connected to $GS_X$ . A 0dBm0 digital signal input at $D_R$ is returned as a +3dBm0 digital signal output at $D_X$ .	$SIG_X/ASEL$	A dual purpose pin. When connected to $V_{BB}$ , A-law operation is selected. When it is not connected to $V_{BB}$ this pin is a TTL level input for signaling operation. This input is transmitted as the eighth bit of the PCM word during signaling frames on the $D_X$ lead. If not used as an input pin, ASEL should be strapped to either $V_{CC}$ or GRDD.
$SIG_R$	Signaling bit output, receive channel. In fixed data rate mode, $SIG_R$ outputs the logical state of the eighth bit of the PCM word in the most recent signaling frame.	NC	No connect
DCLK <sub>R</sub>	Selects the fixed or variable data rate mode. When DCLK <sub>R</sub> is connected to $V_{BB}$ , the fixed data rate mode is selected. In this mode, the device is fully compatible with Intel 2910A and 2911A direct mode timing. When DCLK <sub>R</sub> is not connected to $V_{BB}$ , the device operates in the variable data rate mode. In this mode DCLK <sub>R</sub> becomes the receive data clock which operates at TTL levels from 64Kb to 2.048 Mb data rates.	GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.
$D_R$	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; $CLK_R$ in the fixed data rate mode and $DCLK_R$ in variable data rate mode.	$VF_XI+$	Non-inverting analog input to uncommitted transmit operational amplifier.
$FS_R$	8KHz frame synchronization clock input/ timeslot enable, receive channel. A multi-function input which in fixed data rate mode distinguishes between signaling and non-signaling frames by means of a double or single wide pulse respectively. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever $FS_R$ is TTL low for 300 milliseconds.	$VF_XI-$	Inverting analog input to uncommitted transmit operational amplifier.
		$GS_X$	Output terminal of transmit channel input op amp. Internally, this is the voice signal input to the transmit filter.
		$V_{CC}$	Most positive supply; input voltage is $+5$ volts $\pm 5\%$ .

**FUNCTIONAL DESCRIPTION**

The 2913 and 2914 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line or trunk.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information




Figure 3. Typical Line Terminations

## GENERAL OPERATION

### System Reliability Features

The combochip can be powered up by pulsing  $FS_X$  and/or  $FS_R$  while a TTL high voltage is applied to  $PDN$ , provided that all clocks and supplies are connected. The 2913 and 2914 have internal resets on power up (or when  $V_{BB}$  or  $V_{CC}$  are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs  $D_X$  and  $\overline{TS}_X$  are held in a high impedance state for approximately four frames (500 $\mu$ s) after power up or application of  $V_{BB}$  or  $V_{CC}$ . After this delay,  $D_X$ ,  $\overline{TS}_X$ , and signaling will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time. Thus, valid digital information, such as for on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output  $SIG_R$  is also held low for a maximum of four frames after power up or application of  $V_{BB}$  or  $V_{CC}$ .  $SIG_R$  will remain low thereafter until it is updated by a signaling frame.

To further enhance system reliability,  $\overline{TS}_X$  and  $D_X$  will be placed in a high impedance state approximately 30 $\mu$ s after an interruption of  $CLK_X$ . Similarly,  $SIG_R$  will be held low approximately 30 $\mu$ s after an interruption of  $CLK_R$ . These interruptions could possibly occur with some kind of fault condition.

### Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 2913/2914 functions are disabled. Only the power down, clock, and

frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the  $\overline{PDN}$  pin. In this mode, power consumption is reduced to the value shown in Table 3. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the  $\overline{PDN}$  pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing  $FS_X$  and/or  $FS_R$ . With both channels in the standby state, power consumption is reduced to the value shown in Table 3. If transmit only operation is desired,  $FS_X$  should be applied to the device while  $FS_R$  is held low. Similarly, if receive only operation is desired,  $FS_R$  should be applied while  $FS_X$  is held low.

### Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting  $DCLK_R$  to  $V_{BB}$ . It employs master clocks  $CLK_X$  and  $CLK_R$ , frame synchronization clocks  $FS_X$  and  $FS_R$ , and output  $\overline{TS}_X$ .

$CLK_X$  and  $CLK_R$  serve both as master clocks to operate the codec and filter sections and bit clocks to clock the data in and out from the PCM highway.  $FS_X$  and  $FS_R$  are 8 kHz inputs which set the sampling frequency and distinguish between signaling and non-signaling frames by their pulse width. A frame synchronization pulse which is one master clock wide designates a non-signaling frame, while a double wide sync pulse enables the signaling function.  $\overline{TS}_X$  is a timeslot strobe/buffer enable output which gates

Table 3. Power-Down Methods

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status
Power Down Mode	$\overline{PDN}$ = TTL low	5 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state and $SIG_R$ is placed in a TTL low state within 10 $\mu$ s
Standby Mode	$FS_X$ and $FS_R$ are TTL low	12 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state and $SIG_R$ is placed in a TTL low state 300 milliseconds after $FS_X$ and $FS_R$ are removed.
Only transmit is on standby	$FS_X$ is TTL low	70 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state within 300 milliseconds.
Only receive is on standby	$FS_R$ is TTL low	110 mW	$SIG_R$ is placed in a TTL low state within 300 milliseconds.

the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at  $D_X$  on the first eight positive transitions of  $CLK_X$  following the rising edge of  $FS_X$ . Similarly, on the receive side, data is received on the first eight falling edges of  $CLK_R$ . The frequency of  $CLK_X$  and  $CLK_R$  is selected by the  $CLKSEL$  pin to be either 1.536, 1.544, or 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

**Variable Data Rate Mode**

Variable data rate timing is selected by connecting  $DCLK_R$  to the bit clock for the receive PCM highway rather than to  $V_{BB}$ . It employs master clocks  $CLK_X$  and  $CLK_R$ , bit clocks  $DCLK_R$  and  $DCLK_X$ , and frame synchronization clocks  $FS_R$  and  $FS_X$ .

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, which can be asynchronous in the case of the 2914 or synchronous in the case of the 2913, from 64 kHz to 2.048 MHz. Master clocks inputs are still restricted to 1.536, 1.544, or 2.048 MHz.

In this mode,  $DCLK_R$  and  $DCLK_X$  become the data clocks for the receive and transmit PCM highways. While  $FS_X$  is high, PCM data from  $D_X$  is transmitted onto the highway on the next eight consecutive positive transitions of  $DCLK_X$ . Similarly, while  $FS_R$  is high, each PCM bit from the highway is received by  $D_R$  on the next eight consecutive negative transitions of  $DCLK_R$ .

On the transmit side, the PCM word will be repeated in all remaining timeslots in the  $125\mu s$  frame as long as  $DCLK_X$  is pulsed and  $FS_X$  is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode. Conversely, signaling is only allowed in the fixed data rate mode since the variable mode provides no means with which to specify a signaling frame.

**Signaling**

Signaling can only be performed with the 24-pin device in the fixed data rate timing mode ( $DCLK_R = V_{BB}$ ). Signaling frames on the transmit and receive sides are independent of one another and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the codec will encode the incoming analog signal and substitute the signal present on  $SIG_X$  for the least significant bit of the encoded PCM word. Similarly, in a receive signaling frame, the codec will decode the seven most significant bits according to CCITT recommendation G.733 and output the logical state of the LSB on the  $SIG_R$  lead until it is updated in the next signaling frame. Timing relationships for signaling operation are shown in Figure 4.

**Asynchronous Operation**

The 2914 can be operated with asynchronous clocks in either the fixed or variable data rate modes. In order to avoid crosstalk problems associated with special interrupt circuitry, the design of the Intel 2913/2914 combochip includes separate digital-to-analog con-




Figure 4. Signaling Timing (Used Only with Fixed Data Rate Mode)

verters and voltage references on the transmit and receive sides to allow independent operation of the two channels.

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame.  $CLK_X$  and  $DCLK_X$  are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (refer to Variable Data Rate Timing Diagrams). This approach requires the provision of two separate master clocks, even in variable data rate mode, but avoids the use of a synchronizer which can cause intermittent data conversion errors.

### Analog Loopback

A distinctive feature of the 2914 is its analog loopback capability. This feature allows the user to send a control signal which internally connects the analog input and output ports. As shown in Figure 5, when LOOP is TTL high the analog output (PWRO+) is internally connected to the analog input (VF<sub>XI+</sub>), GS<sub>R</sub> is internally connected to PWRO-, and VF<sub>XI-</sub> is internally connected to GS<sub>X</sub>.

With this feature, the user can test the line circuit remotely by comparing the digital codes sent into the receive channel (D<sub>R</sub>) with those generated on the transmit channel (D<sub>X</sub>). Due to the difference in transmission levels between the transmit and receive sides, a 0 dBm0 code sent into D<sub>R</sub> will emerge from D<sub>X</sub> as a +3dBm0 code, an implicit gain of 3 dB. Thus, the maximum signal input level which can be tested using analog loopback is 0 dBm0.

### Precision Voltage References

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. The technique uses a difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature and bias stable reference voltage. These references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the TRANSMISSION PARAMETERS, providing the user a significant margin for error in other board components.

### Conversion Laws

The 2913 and 2914 are designed to operate in both  $\mu$ -law and A-law systems. The user can select either conversion law according to the voltage present on the SIG<sub>X</sub>/ASEL pin. In each case the coder and decoder process a companded 8-bit PCM word following CCITT recommendation G.711 for  $\mu$ -law and A-law conversion. If A-law operation is desired, SIG<sub>X</sub> should be tied to V<sub>BB</sub>. Thus, signaling is not allowed during A-law operation. If  $\mu = 255$ -law operation is selected, then SIG<sub>X</sub> is a TTL level input which modifies the LSB of the PCM output in signaling frames.




Figure 5. Simplified Block Diagram of 2914 Combochip in the Analog Loopback Configuration

## TRANSMIT OPERATION

### Transmit Filter

The input section provides gain adjustment in the passband by means of an on-chip operational amplifier. This operational amplifier has a common mode range of  $\pm 2.17$  volts, a DC offset of 25 mV, an open loop voltage gain of 5000, and a unity gain bandwidth of typically 1 MHz. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output ( $GS_x$ ) must be greater than 10 kilohms in parallel with less than 50 pF. The input signal on lead  $VF_{x1+}$  can be either AC or DC coupled. The input op amp can also be used in the inverting mode or differential amplifier mode (see Figure 6).

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The 2913 and 2914 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in figure 8.

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing fre-




Figure 6. Transmit Filter Gain Adjustment

quencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

### Encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input waveform.

## RECEIVE OPERATION

### Decoding

The PCM word at the  $D_F$  lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

### Receive Filter

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the  $(\sin x)/x$  response of such decoders. The receive filter characteristics and specifications are shown in Figure 9.

### Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended or 600 ohms differentially.

The receive channel transmission level may be adjusted between specified limits by manipulation of the



Table 4. Zero Transmission Level Points

Symbol	Parameter	Value	Units	Test Conditions
OTLP1 <sub>X</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) $\mu$ -law	+2.76	dBm	Referenced to 600 $\Omega$
		+1.00	dBm	Referenced to 900 $\Omega$
OTLP2 <sub>X</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) A-law	+2.79	dBm	Referenced to 600 $\Omega$
		+1.03	dBm	Referenced to 900 $\Omega$
OTLP1 <sub>R</sub>	Zero Transmission Level Point Receive Channel (0dBm0) $\mu$ -law	+5.76	dBm	Referenced to 600 $\Omega$
		+4.00	dBm	Referenced to 900 $\Omega$
OTLP2 <sub>R</sub>	Zero Transmission Level Point Receive Channel (0dBm0) A-law	+5.79	dBm	Referenced to 600 $\Omega$
		+4.03	dBm	Referenced to 900 $\Omega$

GS<sub>R</sub> input. GS<sub>R</sub> is internally connected to an analog gain setting network. When GS<sub>R</sub> is strapped to PWRO<sup>-</sup>, the receive level is maximized; when it is tied to PWRO<sup>+</sup>, the level is minimized. The output transmission level interpolates between 0 and -12 dB as GS<sub>R</sub> is interpolated (with a potentiometer) between PWRO<sup>+</sup> and PWRO<sup>-</sup>. The use of the output gain set is illustrated in Figure 7.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at D<sub>R</sub> is the eight-code sequence specified in CCITT recommendation G.711.

**OUTPUT GAIN SET: DESIGN CONSIDERATIONS**

(Refer to Figure 7.)

PWRO<sup>+</sup> and PWRO<sup>-</sup> are low impedance complementary outputs. The voltages at the nodes are:




Figure 7. Gain Setting Configuration

$V_{o+}$  at PWRO<sup>+</sup>  
 $V_{o-}$  at PWRO<sup>-</sup>  
 $V_o = (V_{o+}) - (V_{o-})$  (total differential response)

R<sub>1</sub> and R<sub>2</sub> are a gain setting resistor network with the center tap connected to the GS<sub>R</sub> input. A value greater than 10K ohms for R<sub>1</sub> + R<sub>2</sub> and less than 100K ohms for R<sub>1</sub> in parallel with R<sub>2</sub> is recommended because:

- (a) The parallel combination of R<sub>1</sub> + R<sub>2</sub> and R<sub>L</sub> sets the total loading.
- (b) The total capacitance at the GS<sub>R</sub> input and the parallel combination of R<sub>1</sub> and R<sub>2</sub> define a time constant which has to be minimized to avoid inaccuracies.

A is the gain of the power amplifiers,

$$\text{where } A = \frac{1 + (R_1/R_2)}{4 + (R_1/R_2)}$$

For design purposes, a useful form is R<sub>1</sub>/R<sub>2</sub> as a function of A.

$$R_1/R_2 = \frac{4A - 1}{1 - A}$$

(Allowable values for A are those which make R<sub>1</sub>/R<sub>2</sub> positive.)

Examples are:

If A = 1 (maximum output), then

R<sub>1</sub>/R<sub>2</sub> = ∞ or V(GS<sub>R</sub>) = V<sub>o-</sub>; i.e., GS<sub>R</sub> is tied to PWRO<sup>-</sup>

If A = 1/2, then

$$R_1/R_2 = 2$$

If A = 1/4, (minimum output) then

R<sub>1</sub>/R<sub>2</sub> = 0 or V(GS<sub>R</sub>) = V<sub>o+</sub>; i.e., GS<sub>R</sub> is tied to PWRO<sup>+</sup>

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias.....	-10°C to +80°C
Storage Temperature.....	-65°C to +150°C
V <sub>CC</sub> and GRDD with Respect to V <sub>BB</sub> .....	-0.3V to 15V
All Input and Output Voltages with Respect to V <sub>BB</sub> .....	-0.3V to 15V
Power Dissipation.....	1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS**

(T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5V ± 5%, V<sub>BB</sub> = -5V ± 5%, GRDA = 0V, GRDD = 0V, unless otherwise specified)  
 Typical values are for T<sub>A</sub> = 25°C and nominal power supply values

**DIGITAL INTERFACE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
I <sub>IL</sub>	Low Level Input Current			10	μA	GRDD ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> (Note 1)
I <sub>IH</sub>	High Level Input Current			10	μA	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage, except CLKSEL			0.8	V	
V <sub>IH</sub>	Input High Voltage, except CLKSEL	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 3.2 mA at D <sub>X</sub> , $\overline{\text{TS}}_X$ and SIG <sub>R</sub>
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = 9.6 mA at D <sub>X</sub> I <sub>OH</sub> = 1.2 mA at SIG <sub>R</sub>
V <sub>ILO</sub>	Input Low Voltage, CLKSEL <sup>2</sup>	V <sub>BB</sub>		V <sub>BB</sub> + 0.5	V	
V <sub>IIO</sub>	Input Intermediate Voltage, CLKSEL	GRDD - 0.5		0.5	V	
V <sub>IHO</sub>	Input High Voltage, CLKSEL	V <sub>CC</sub> - 0.5		V <sub>CC</sub>	V	
C <sub>OX</sub>	Digital Output Capacitance <sup>3</sup>		5		pF	
C <sub>IN</sub>	Digital Input Capacitance		5	10	pF	

**POWER DISSIPATION**

All measurements made at f<sub>DCLK</sub> = 2.048 MHz, outputs unloaded.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Operating Current <sup>5</sup>		14	19	mA	
I <sub>BB1</sub>	V <sub>BB</sub> Operating Current		-18	-24	mA	
I <sub>CC0</sub>	V <sub>CC</sub> Power Down Current		0.5	1.0	mA	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10μs
I <sub>BB0</sub>	V <sub>BB</sub> Power Down Current		-0.5	-1.0	mA	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10μs
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1.2	2.4	mA	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms
I <sub>BBS</sub>	V <sub>BB</sub> Standby Current		-1.2	-2.4	mA	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms
P <sub>D1</sub>	Operating Power Dissipation <sup>4</sup>		140	200	mW	
P <sub>D0</sub>	Power Down Dissipation <sup>4</sup>		5	10	mW	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10μs
P <sub>ST</sub>	Standby Power Dissipation <sup>4</sup>		12	25	mW	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub>

**NOTES:**

- V<sub>IN</sub> is the voltage on any digital pin.
- SIG<sub>X</sub> and DCLK<sub>R</sub> are TTL level inputs between GRDD and V<sub>CC</sub>; they are also pinstraps for mode selection when tied to V<sub>BB</sub>. Under these conditions V<sub>ILO</sub> is the input low voltage requirement.
- Timing parameters are guaranteed based on a 100 pf load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pf.
- With nominal power supply values.
- V<sub>CC</sub> applied last or simultaneously with V<sub>BB</sub>.

**ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{BX1}$	Input Leakage Current, $V_{FX1+}$ , $V_{FX1-}$			100	nA	$-2.17V \leq V_{IN} \leq 2.17V$
$R_{IX1}$	Input Resistance, $V_{FX1+}$ , $V_{FX1-}$	10			M $\Omega$	
$V_{OSX1}$	Input Offset Voltage, $V_{FX1+}$ , $V_{FX1-}$			25	mV	
CMRR	Common Mode Rejection, $V_{FX1+}$ , $V_{FX1-}$	55			dB	$-2.17 \leq V_{IN} \leq 2.17V$
$A_{VOL}$	DC Open Loop Voltage Gain, $GS_X$	5000				
$f_C$	Open Loop Unity Gain Bandwidth, $GS_X$		1		MHz	
$C_{LX1}$	Load Capacitance, $GS_X$			50	pF	
$R_{LX1}$	Minimum Load Resistance, $GS_X$	10			k $\Omega$	

**ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$R_{ORA}$	Output Resistance, PWRO+, PWRO-		1		$\Omega$	
$V_{OSRA}$	Single-Ended Output DC Offset, PWRO+, PWRO-		75	$\pm 150$	mV	Relative to GRDA
$C_{LRA}$	Load Capacitance, PWRO+, PWRO-			100	pF	

**A.C. CHARACTERISTICS — TRANSMISSION PARAMETERS**

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave.<sup>1</sup> Input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended, maximum gain configuration.<sup>2</sup> All output levels are (sin x)/x corrected. Specifications are for synchronous operation. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply values. ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5V \pm 5\%$ ;  $V_{BB} = -5V \pm 5\%$ ; GRDA = 0V; GRDD = 0V; unless otherwise specified).

**GAIN AND DYNAMIC RANGE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response (Transmit gain tolerance)	-0.18	$\pm 0.04$	+0.18	dBm0	Signal input of 1.064 Vrms $\mu$ -law Signal input of 1.068 Vrms A-law $T_A = 25^\circ\text{C}$ , $V_{BB} = -5V$ , $V_{CC} = +5V$
EmW <sub>TS</sub>	EmW variation with Temperature and supplies	-0.07	$\pm 0.02$	+0.07	dB	$\pm 5\%$ supplies, 0 to $70^\circ\text{C}$ Relative to nominal conditions
DmW	Digital Milliwatt Response (Receive gain tolerance)	-0.18	$\pm 0.04$	+0.18	dBm0	Measure relative to 0TLP <sub>R</sub> . Signal input per CCITT Recommendation G.711. Output signal of 1000 Hz, $R_L = \infty$ $T_A = 25^\circ\text{C}$ ; $V_{BB} = -5V$ , $V_{CC} = +5V$ .
DmW <sub>TS</sub>	DmW variation with temperature and supplies	-0.07	$\pm 0.02$	+0.07	dB	$\pm 5\%$ supplies, 0 to $70^\circ\text{C}$

**NOTES:**

- 0dBm0 is defined as the zero reference point of the channel under test (0TLP). This corresponds to an analog signal input of 1.064 volts rms or an output of 1.503 volts rms for  $\mu$ law.
- Unity gain input amplifier:  $GS_X$  is connected to  $V_{FX1-}$ ; Signal input  $V_{FX1+}$ ; Maximum gain output amplifier;  $GS_R$  is connected to PWRO-, output to PWRO+.

**GAIN TRACKING**

Reference Level = -10dBm0

Symbol	Parameter	2913-1, 2914-1		2913, 2914		Unit	Test Conditions
		Min	Max	Min	Max		
GT1 <sub>x</sub>	Transmit Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.2$		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.3$		$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 0.65$		$\pm 1.2$	dB	-50 to -55 dBm0
GT2 <sub>x</sub>	Transmit Gain Tracking Error Sinusoidal Input; A-law		$\pm 0.2$		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.3$		$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 0.65$		$\pm 1.2$	dB	-50 to -55 dBm0
GT1 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.2$		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.3$		$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 0.65$		$\pm 1.2$	dB	-50 to -55 dBm0 Measured at PWRO+, R <sub>L</sub> = 300 $\Omega$
GT2 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; A-law		$\pm 0.2$		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.3$		$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 0.65$		$\pm 1.2$	dB	-50 to -55 dBm0 Measured at PWRO+, R <sub>L</sub> = 300 $\Omega$

**NOISE** (All receive channel measurements are single ended)

Symbol	Parameter	2913-1, 2914-1			2913, 2914			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
N <sub>XC1</sub>	Transmit Noise, C-Message Weighted			13			15	dBrnc0	VF <sub>x +</sub> = GRDA, VF <sub>x -</sub> = GS <sub>x</sub>
N <sub>XC2</sub>	Transmit Noise, C-Message Weighted with Eighth Bit Signaling			16			18	dBrnc0	VF <sub>x +</sub> = GRDA, VF <sub>x -</sub> = GS <sub>x</sub> ; 6th frame signaling
N <sub>XP</sub>	Transmit Noise, Psophometrically Weighted			-77			-75	dBm0p	VF <sub>x +</sub> = GRDA, VF <sub>x -</sub> = GS <sub>x</sub>
N <sub>RC1</sub>	Receive Noise, C-Message Weighted: Quiet Code			8			11	dBrnc0	D <sub>R</sub> = 11111111
N <sub>RC2</sub>	Receive Noise, C-Message Weighted: Sign bit toggle			9			12	dBrnc0	Input to D <sub>R</sub> is zero code with sign bit toggle at 1 kHz rate
N <sub>RP</sub>	Receive Noise, Psophometrically Weighted			-82			-79	dBm0p	D <sub>R</sub> = lowest positive decode level
N <sub>SF</sub>	Single Frequency Noise End to End Measurement			-50			-50	dBm0	CCITT G.712.4.2 Measure at PWRO+
PSRR <sub>1</sub>	V <sub>CC</sub> Power Supply Rejection, Transmit Channel		-30			-30		dB	Idle channel; 200mV P-P signal on supply; 0 to 50kHz, measure at D <sub>x</sub>
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection, Transmit Channel		-30			-30		dB	Idle channel; 200 mV P-P signal on supply; 0 to 50 kHz, measure at D <sub>x</sub>
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection, Receive Channel		-25			-25		dB	Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO+, 0 to 50 kHz
PSRR <sub>4</sub>	V <sub>BB</sub> Power Supply Rejection, Receive Channel		-25			-25		dB	Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO+, 0 to 50 kHz

**NOISE** (All receive channel measurements are single ended)

Symbol	Parameter	2913-1, 2914-1			2913, 2914			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
CT <sub>TR</sub>	Crosstalk, Transmit to Receive			-80			-71	dB	VF <sub>XI</sub> + = 0dBm0, 1.02 kHz, D <sub>R</sub> = lowest positive decode level, measure at PWRO+
CT <sub>RT</sub>	Crosstalk, Receive to Transmit			-80			-71	dB	D <sub>R</sub> = 0dBm0, 1.02 kHz, VF <sub>XI</sub> + = GRDA, measure at D <sub>X</sub>

**DISTORTION**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
SD1 <sub>X</sub>	Transmit Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD2 <sub>X</sub>	Transmit Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD1 <sub>R</sub>	Receive Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD2 <sub>R</sub>	Receive Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
DP <sub>X</sub>	Transmit Single Frequency Distortion Products			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DP <sub>R</sub>	Receive Single Frequency Distortion Products			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD <sub>1</sub>	Intermodulation Distortion, End to End Measurement			-35	dB	CCITT G.712 (7.1)
IMD <sub>2</sub>	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712 (7.2)
SOS	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G.712 (9)
D <sub>AX</sub>	Transmit Absolute Delay		245		$\mu$ s	Fixed Data Rate. CLK <sub>X</sub> =2.048 MHz 0 dBm0, 1.02 kHz signal at VF <sub>XI</sub> + Measure at D <sub>X</sub> .
D <sub>DX</sub>	Transmit Differential Envelope Delay Relative to D <sub>AX</sub>		170		$\mu$ s	f = 500 - 600 Hz
			95		$\mu$ s	f = 600 - 1000 Hz
			45		$\mu$ s	f = 1000 - 2600 Hz
			105		$\mu$ s	f = 2600 - 2800 Hz
D <sub>AR</sub>	Receive Absolute Delay		190		$\mu$ s	Fixed Data Rate, CLK <sub>R</sub> = 2.048 MHz; Digital input is DMW codes. Measure at PWRO+
D <sub>DR</sub>	Receive Differential Envelope Delay Relative to D <sub>AR</sub>		45		$\mu$ s	f = 500 - 600 Hz
			35		$\mu$ s	f = 600 - 1000 Hz
			85		$\mu$ s	f = 1000 - 2600 Hz
			110		$\mu$ s	f = 2600 - 2800 Hz

**TRANSMIT CHANNEL TRANSFER CHARACTERISTICS**

Input amplifier is set for unity gain, noninverting; maximum gain output.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RX}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at VF <sub>X1</sub> +
	16.67 Hz			-30	dB	
	50 Hz			-25	dB	
	60 Hz			-23	dB	
	200 Hz	-1.8		-0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.10	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-32	dB	




Figure 8. Transmit Channel

RECEIVE CHANNEL TRANSFER CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RR}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at $D_R$
	Below 200 Hz			+0.125	dB	
	200 Hz	-0.5		+0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-30	dB	




Figure 9. Receive Channel

**A.C. CHARACTERISTICS — TIMING PARAMETERS**
**CLOCK SECTION**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{CY}$	Clock Period, $CLK_X$ , $CLK_R$	488			ns	$f_{CLKX} = f_{CLKR} = 2.048$ MHz
$t_{CLK}$	Clock Pulse Width, $CLK_X$ , $CLK_R$	220			ns	
$t_{DCLK}$	Data Clock Pulse Width	220			ns	$64$ kHz $\leq f_{DCLK} \leq 2.048$ MHz
$t_{CDC}$	Clock Duty Cycle, $CLK_X$ , $CLK_R$	45	50	55	%	
$t_r$ , $t_f$	Clock Rise and Fall Time	5		30	ns	

**TRANSMIT SECTION, FIXED DATA RATE MODE<sup>1</sup>**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DZX}$	Data Enabled on TS Entry	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{DDX}$	Data Delay from $CLK_X$	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{HZX}$	Data Float on TS Exit	60		215	ns	$C_{LOAD} = 0$
$t_{SON}$	Timeslot X to Enable	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{SOFF}$	Timeslot X to Disable	60		215	ns	$C_{LOAD} = 0$
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{SS}$	Signal Setup Time	0			ns	
$t_{SH}$	Signal Hold Time	0			ns	

**RECEIVE SECTION, FIXED DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DSR}$	Receive Data Setup	10			ns	
$t_{DHR}$	Receive Data Hold	60			ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{SIGR}$	$SIG_R$ Update	0		2	$\mu$ s	



**NOTES:**

- Timing parameters  $t_{DZX}$ ,  $t_{HZX}$ , and  $t_{SOFF}$  are referenced to a high impedance state.



WAVEFORMS

Fixed Data Rate Timing



**TRANSMIT SECTION, VARIABLE DATA RATE MODE<sup>1</sup>**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDX}$	Timeslot Delay from $DCLK_X$ <sup>2</sup>	140		$t_{DX} - 140$	ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{DDX}$	Data Delay from $DCLK_X$	0		100	ns	$0 < C_{LOAD} < 100$ pf
$t_{DON}$	Timeslot to $D_X$ Active	0		50	ns	$0 < C_{LOAD} < 100$ pf
$t_{DOFF}$	Timeslot to $D_X$ Inactive	0		80	ns	$0 < C_{LOAD} < 100$ pf
$t_{DX}$	Data Clock Period	488		15620	ns	
$t_{DFSX}$	Data Delay from $FS_X$	0		140	ns	

**RECEIVE SECTION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDR}$	Timeslot Delay from $DCLK_R$ <sup>3</sup>	140		$t_{DR} - 140$	ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{DSR}$	Data Setup Time	10			ns	
$t_{DHR}$	Data Hold Time	60			ns	
$t_{DR}$	Data Clock Period	488		15620	ns	
$t_{SER}$	Timeslot End Receive Time	60			ns	


**64 KB OPERATION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{FSLX}$	Transmit Frame Sync Minimum Downtime	488			ns	$FS_X$ is TTL high for remainder of frame
$t_{FSLR}$	Receive Frame Sync Minimum Downtime	1952			ns	$FS_R$ is TTL high for remainder of frame
$t_{DCLK}$	Data Clock Pulse Width			10	$\mu$ s	


**NOTES:**

1. Timing parameters  $t_{DON}$  and  $t_{DOFF}$  are referenced to a high impedance state.
2.  $t_{FSLX}$  minimum requirements overrides  $t_{TSDX}$  maximum spec for 64 kHz operation.
3.  $t_{FSLR}$  minimum requirements overrides  $t_{TSDR}$  maximum spec for 64 kHz operation.

VARIABLE DATA RATE TIMING



A.C. TESTING INPUT, OUTPUT WAVEFORM



# 2916 AND 2917 HMOS COMBINED SINGLE CHIP PCM CODEC AND FILTER

■ 2916  $\mu$ -Law, 2.048 MHz Master Clock

■ 2917 A-Law, 2.048 MHz Master Clock

- New 16-Pin Package for Higher Linecard Density
- AT&T D3/D4 and CCITT Compatible
- Variable Timing Mode for Flexible Digital Interface: Supports Data Rates from 64 KB to 2.048 MB
- Fixed Timing Mode for Standard 32-Channel Systems: 2.048 MHz Master Clock
- Fully Differential Internal Architecture Enhances Noise Immunity
- Low Power HMOS-E Technology  
—5mW Typical Power Down  
—140mW Typical Operating
- On Chip Auto Zero, Sample and Hold, and Precision Voltage References
- Compatible with Direct Mode Intel 2910A, 2911A, and 2912A Designs

The Intel 2916 and 2917 are limited feature versions of Intel's 2913 and 2914 combination codec/filter chips. They are fully integrated PCM codecs with transmit/receive filters fabricated in a highly reliable and proven N-channel HMOS silicon gate technology (HMOS-E). These devices provide the functions that were formerly provided by two complex chips (2910A or 2911A and 2912A). Besides the higher level of integration, the performance of the 2916 and 2917 is superior to that of the separate devices.

The primary applications for the 2916 and 2917 are in telephone systems:

- Switching — Digital PBX's and Central Office Switching Systems
- Subscriber Instruments — Digital Handsets and Office Workstations

Other possible applications can be found where the wide dynamic range (78 dB) and minimum conversion time (125  $\mu$ s) are required for analog to digital interface functions:

- High Speed Modems
- Voice Store and Forward
- Secure Communications
- Digital Echo Cancellation




Figure 1. Pin Configuration




Figure 2. Block Diagram

Table 1. Pin Names

$V_{BB}$	Power (-5V)	$GS_x$	Transmit Gain Control
$PWRO+$ , $PWRO-$	Power Amplifier Outputs	$VF_{xI-}$	Analog Input
$\overline{PDN}$	Power Down Select	$GRDA$	Analog Ground
$DCLK_R$	Receive Variable Data Clock	$\overline{TS}_x$	Timeslot Strobe/Buffer Enable
$D_R$	Receive PCM Input	$DCLK_x$	Transmit Variable Data Clock
$FS_R$	Receive Frame Synchronization Clock	$D_x$	Transmit PCM Output
$GRDD$	Digital Ground	$FS_x$	Transmit Frame Synchronization Clock
$V_{CC}$	Power (+5V)	$CLK$	Master Clock

Table 2. Pin Description

Symbol	Function
V <sub>BB</sub>	Most negative supply, input voltage is -5 volts $\pm$ 5%.
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+.
PDN	Power down select. When PDN is TTL high, the device is active. When low, the device is powered down.
DCLK <sub>R</sub>	Selects the fixed or variable data rate mode. When DCLK <sub>R</sub> is connected to V <sub>BB</sub> , the fixed data rate mode is selected. In this mode, the device is fully compatible with Intel 2910A and 2911A direct mode timing. When DCLK <sub>R</sub> is not connected to V <sub>BB</sub> , the device operates in the variable data rate mode. In this mode DCLK <sub>R</sub> becomes the receive data clock which operates at TTL levels from 64Kb to 2.048 Mb data rates.
D <sub>R</sub>	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK in the fixed data rate mode and DCLK <sub>R</sub> in variable data rate mode.
FS <sub>R</sub>	8KHz frame synchronization clock input/ timeslot enable, receive channel. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS <sub>R</sub> is TTL low for 300 milliseconds.

Symbol	Function
GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.
CLK	Master and data clock for the fixed data rate mode; master clock only in variable data rate mode.
FS <sub>X</sub>	8 KHz frame synchronization clock input/ timeslot enable, transmit channel. Operates independently but in an analogous manner to FS <sub>R</sub> . The transmit channel enters the standby state whenever FS <sub>X</sub> is TTL low for 300 milliseconds.
D <sub>X</sub>	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock: CLK in fixed data rate mode and DCLK <sub>X</sub> in variable data rate mode.
TS <sub>X</sub> /DCLK <sub>X</sub>	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer as in 2910A and 2911A direct mode timing. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64Kb to 2.048 Mb data rates.
GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.
VF <sub>X</sub> I-	Inverting analog input to uncommitted transmit operational amplifier.
GS <sub>X</sub>	Output terminal of on-chip transmit channel input op amp. Internally, this is the voice signal input to the transmit filter.
V <sub>CC</sub>	Most positive supply; input voltage is +5 volts $\pm$ 5%.

**FUNCTIONAL DESCRIPTION**

The 2916 and 2917 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information

**GENERAL OPERATION**

**System Reliability Features**

The combochip can be powered up by pulsing FS<sub>X</sub> and/or FS<sub>R</sub> while a TTL high voltage is applied to P<sub>DN</sub>, provided that all clocks and supplies are connected. The 2916 and 2917 have internal resets on power up (or when V<sub>BB</sub> or V<sub>CC</sub> are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs D<sub>X</sub> and  $\overline{TS}_X$  are held in a high impedance state for approximately four frames (500μs) after power up or application of V<sub>BB</sub> or V<sub>CC</sub>. After this delay, D<sub>X</sub> and  $\overline{TS}_X$  will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time.

To enhance system reliability,  $\overline{TS}_X$  and D<sub>X</sub> will be placed in a high impedance state approximately 30μs after an interruption of CLK.

**Power Down and Standby Modes**

To minimize power consumption, two power down modes are provided in which most 2916/2917 functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the P<sub>DN</sub> pin. In this mode, power consumption is reduced to an average of 5 mW. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the P<sub>DN</sub> pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing FS<sub>X</sub> and/or FS<sub>R</sub>. With both channels in the standby state, power consumption is reduced to an average of 12 mW. If transmit only operation is desired, FS<sub>X</sub> should be applied to the device while FS<sub>R</sub> is held low. Similarly, if receive only operation is desired, FS<sub>R</sub> should be applied while FS<sub>X</sub> is held low.

**Fixed Data Rate Mode**

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting DCLK<sub>R</sub> to V<sub>BB</sub>. It employs master clock CLK, frame synchronization clocks FS<sub>X</sub> and FS<sub>R</sub>, and output  $\overline{TS}_X$ .

CLK serves as the master clock to operate the codec

**Table 3. Power-Down Methods**

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status
Power Down Mode	P <sub>DN</sub> = TTL low	5 mW	$\overline{TS}_X$ and D <sub>X</sub> are placed in a high impedance state within 10 μs.
Standby Mode	FS <sub>X</sub> and FS <sub>R</sub> are TTL low	12 mW	$\overline{TS}_X$ and D <sub>X</sub> are placed in a high impedance state within 300 milliseconds.
Only transmit is on standby	FS <sub>X</sub> is TTL low	70 mW	$\overline{TS}_X$ and D <sub>X</sub> are placed in a high impedance state within 300 milliseconds.
Only receive is on standby	FS <sub>R</sub> is TTL low	110 mW	

and filter sections and as the bit clock to clock the data in and out from the PCM highway.  $FS_X$  and  $FS_R$  are 8 kHz inputs which set the sampling frequency.  $TS_X$  is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at  $D_X$  on the first eight positive transitions of CLK following the rising edge of  $FS_X$ . Similarly, on the receive side, data is received on the first eight falling edges of CLK. The frequency of CLK must be 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

### Variable Data Rate Mode

Variable data rate timing is selected by connecting  $DCLK_R$  to the bit clock for the receive PCM highway rather than to  $V_{BB}$ . It employs master clock CLK, bit clocks  $DCLK_R$  and  $DCLK_X$ , and frame synchronization clocks  $FS_R$  and  $FS_X$ .

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, from 64 kHz to 2.048 MHz. The master clock is still restricted to 2.048 MHz.

In this mode,  $DCLK_R$  and  $DCLK_X$  become the data clocks for the receive and transmit PCM highways. While  $FS_X$  is high, PCM data from  $D_X$  is transmitted onto the highway on the next eight consecutive positive transitions of  $DCLK_X$ . Similarly, while  $FS_R$  is high, each PCM bit from the highway is received by  $D_R$  on the next eight consecutive negative transitions of  $DCLK_R$ .

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125 $\mu$ s frame as long as  $DCLK_X$  is pulsed and  $FS_X$  is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode.

### Precision Voltage References

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. The technique uses a difference in sub-surface charge density between two suitably implanted MOS devices to derive a temperature and bias stable reference voltage. These references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference

value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the TRANSMISSION PARAMETERS, providing the user a significant margin for error in other board components.

## TRANSMIT OPERATION

### Transmit Filter

The input section provides gain adjustment in the passband by means of an on-chip operational amplifier. This operational amplifier has a common mode range of  $\pm 2.17$  volts, a maximum DC offset of 25 mV, a minimum open loop voltage gain of 5000, and a unity gain bandwidth of typically 1 MHz. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output ( $GS_X$ ) must be greater than 10 kilohms in parallel with less than 50 pF. The input signal on lead  $VF_X|-$  can be either AC or DC coupled. The input op amp can only be used in the inverting mode as shown in Figure 3.

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.




Figure 3. Transmit Filter Gain Adjustment



The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The 2916 and 2917 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 4.

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

### Encoding

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input waveform.

## RECEIVE OPERATION

### Decoding

The PCM word at the  $D_R$  lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

### Receive Filter

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the  $(\sin x)/x$  response of such decoders. The receive filter characteristics and specifications will be within the limits shown in Figure 5.

### Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended or 600 ohms differentially.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at  $D_R$  is the eight-code sequence specified in CCITT recommendation G.711.

Table 4. Zero Transmission Level Points

Symbol	Parameter	Value	Units	Test Conditions
OTLP1 <sub>X</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) $\mu$ -law	+2.76	dBm	Referenced to 600 $\Omega$
		+1.00	dBm	Referenced to 900 $\Omega$
OTLP2 <sub>X</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) A-law	+2.79	dBm	Referenced to 600 $\Omega$
		+1.03	dBm	Referenced to 900 $\Omega$
OTLP1 <sub>R</sub>	Zero Transmission Level Point Receive Channel (0dBm0) $\mu$ -law	+5.76	dBm	Referenced to 600 $\Omega$
		+4.00	dBm	Referenced to 900 $\Omega$
OTLP2 <sub>R</sub>	Zero Transmission Level Point Receive Channel (0dBm0) A-law	+5.79	dBm	Referenced to 600 $\Omega$
		+4.03	dBm	Referenced to 900 $\Omega$

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias . . . . . - 10°C to + 80°C  
 Storage Temperature . . . . . - 65°C to + 150°C  
 V<sub>CC</sub> and GRDD with Respect  
 to V<sub>BB</sub> . . . . . - 0.3V to 15V  
 All Input and Output Voltages  
 with Respect to V<sub>BB</sub> . . . . . - 0.3V to 15V  
 Power Dissipation . . . . . 1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS**

(T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5V ± 5%, V<sub>BB</sub> = -5V ± 5%, GRDA = 0V, GRDD = 0V, unless otherwise specified)

Typical values are for T<sub>A</sub> = 25°C and nominal power supply values

**DIGITAL INTERFACE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
I <sub>IL</sub>	Low Level Input Current			10	µA	GRDD ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> (Note 1)
I <sub>IH</sub>	High Level Input Current			10	µA	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage			0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 3.2 mA at D <sub>X</sub> , $\overline{TS}_X$
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = 9.6 mA at D <sub>X</sub>
C <sub>OX</sub>	Digital Output Capacitance <sup>2</sup>		5		pF	
C <sub>IN</sub>	Digital Input Capacitance		5	10	pF	

**POWER DISSIPATION**

All measurements made at f<sub>DCLK</sub> = 2.048 MHz, outputs unloaded.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Operating Current <sup>4</sup>		14	19	mA	
I <sub>BB1</sub>	V <sub>BB</sub> Operating Current		-18	-24	mA	
I <sub>CC0</sub>	V <sub>CC</sub> Power Down Current		0.5	1.0	mA	$\overline{PDN} \leq V_{IL}$ ; after 10µs
I <sub>BB0</sub>	V <sub>BB</sub> Power Down Current		-0.5	-1.0	mA	$\overline{PDN} \leq V_{IL}$ ; after 10µs
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		1.2	2.4	mA	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms
I <sub>BBS</sub>	V <sub>BB</sub> Standby Current		-1.2	-2.4	mA	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms
P <sub>D1</sub>	Operating Power Dissipation <sup>3</sup>		140	200	mW	
P <sub>D0</sub>	Power Down Dissipation <sup>3</sup>		5	10	mW	$\overline{PDN} \leq V_{IL}$ ; after 10µs
P <sub>ST</sub>	Standby Power Dissipation <sup>3</sup>		12	25	mW	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub>

**NOTES:**

1. V<sub>IN</sub> is the voltage on any digital pin.
2. Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pF.
3. With nominal power supply values.
4. V<sub>CC</sub> applied last or simultaneously with V<sub>BB</sub>.

**ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{BX1}$	Input Leakage Current, $V_{F_X1}-$			100	nA	$-2.17V \leq V_{IN} \leq 2.17V$
$R_{IX1}$	Input Resistance, $V_{F_X1}-$	10			M $\Omega$	
$V_{OSX1}$	Input Offset Voltage, $V_{F_X1}-$			25	mV	
$A_{VOL}$	DC Open Loop Voltage Gain, $GS_X$	5000				
$f_c$	Open Loop Unity Gain Bandwidth, $GS_X$		1		MHz	
$C_{LX1}$	Load Capacitance, $GS_X$			50	pF	
$R_{LX1}$	Minimum Load Resistance, $GS_X$	10			k $\Omega$	

**ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$R_{ORA}$	Output Resistance, PWRO+, PWRO-		1		$\Omega$	
$V_{OSRA}$	Single-Ended Output DC Offset, PWRO+, PWRO-		75		mV	Relative to GRDA
$C_{LRA}$	Load Capacitance, PWRO+, PWRO-			100	pF	

**A.C. CHARACTERISTICS — TRANSMISSION PARAMETERS**

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave.<sup>1</sup> Input amplifier is set for unity gain, inverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended. All output levels are  $(\sin x)/x$  corrected. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply values. ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5V \pm 5\%$ ;  $V_{BB} = -5V \pm 5\%$ ; GRDA = 0V; GRDD = 0V; unless otherwise specified).

**GAIN AND DYNAMIC RANGE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response (Transmit gain tolerance)	-0.18	$\pm 0.04$	+0.18	dBm0	Signal input of 1.064 Vrms $\mu$ -law Signal input of 1.068 Vrms A-law $T_A = 25^\circ\text{C}$ , $V_{BB} = -5V$ , $V_{CC} = +5V$
EmW <sub>TS</sub>	EmW variation with Temperature and supplies	-0.07	$\pm 0.02$	+0.07	dB	$\pm 5\%$ supplies, 0 to 70°C Relative to nominal conditions
DmW	Digital Milliwatt Response (Receive gain tolerance)	-0.18	$\pm 0.04$	+0.18	dBm0	Measure relative to 0TLP <sub>R</sub> . Signal input per CCITT Recommendation G.711. Output signal of 1000 Hz. $R_L = \infty$ $T_A = 25^\circ\text{C}$ ; $V_{BB} = -5V$ , $V_{CC} = +5V$ .
DmW <sub>TS</sub>	DmW variation with temperature and supplies	-0.07	$\pm 0.02$	+0.07	dB	$\pm 5\%$ supplies, 0 to 70°C

**NOTES:**

1. 0dBm0 is defined as the zero reference point of the channel under test (0TLP). This corresponds to an analog signal input of 1.064 volts rms or an output of 1.503 volts rms (for  $\mu$ law).

**GAIN TRACKING**

Reference Level = -10dBm0

Symbol	Parameter	2916		2917		Unit	Test Conditions
		Min	Max	Min	Max		
GT1 <sub>X</sub>	Transmit Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.25$			dB	+3 to -40 dBm0
			$\pm 0.5$			dB	-40 to -50 dBm0
			$\pm 1.2$			dB	-50 to -55 dBm0
GT2 <sub>X</sub>	Transmit Gain Tracking Error Sinusoidal Input; A-law				$\pm 0.25$	dB	+3 to -40 dBm0
					$\pm 0.5$	dB	-40 to -50 dBm0
					$\pm 1.2$	dB	-50 to -55 dBm0
GT1 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.25$			dB	+3 to -40 dBm0
			$\pm 0.5$			dB	-40 to -50 dBm0
			$\pm 1.2$			dB	-50 to -55 dBm0 Measured at PWRO+, R <sub>L</sub> = 300 $\Omega$
GT2 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; A-law				$\pm 0.25$	dB	+3 to -40 dBm0
					$\pm 0.5$	dB	-40 to -50 dBm0
					$\pm 1.2$	dB	-50 to -55 dBm0 Measured at PWRO+, R <sub>L</sub> = 300 $\Omega$

**NOISE** (All receive channel measurements are single ended)

Symbol	Parameter	2916			2917			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
N <sub>XC1</sub>	Transmit Noise, C-Message Weighted			15				dBrncO	Unity Gain
N <sub>XP</sub>	Transmit Noise, Psophometrically Weighted						-75	dBm0p	Unity Gain
N <sub>RC1</sub>	Receive Noise, C-Message Weighted: Quiet Code			11				dBrncO	D <sub>R</sub> = 11111111
N <sub>RC2</sub>	Receive Noise, C-Message Weighted: Sign bit toggle			12				dBrncO	Input to D <sub>R</sub> is zero code with sign bit toggle at 1 kHz rate
N <sub>RP</sub>	Receive Noise, Psophometrically Weighted						-79	dBm0p	D <sub>R</sub> = lowest positive decode level
N <sub>SF</sub>	Single Frequency Noise End to End Measurement			-50			-50	dBm0	CCITT G.712.4.2 Measure at PWRO+
PSRR <sub>1</sub>	V <sub>CC</sub> Power Supply Rejection, Transmit Channel		-30			-30		dB	Idle channel; 200mV P-P signal on supply; 0 to 50kHz, measure at D <sub>X</sub>
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection, Transmit Channel		-30			-30		dB	Idle channel; 200 mV P-P signal on supply; 0 to 50 kHz, measure at D <sub>X</sub>
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection, Receive Channel		-25			-25		dB	Idle channel; 200 mV P-P signal on supply; measure narrowband at PWRO+, 0 to 50 kHz

**NOISE** (All receive channel measurements are single ended)

Symbol	Parameter	2916			2917			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
PSRR <sub>4</sub>	V <sub>BB</sub> Power Supply Rejection, Receive Channel		-25			-25		dB	Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO+, 0 to 50 kHz
CT <sub>TR</sub>	Crosstalk, Transmit to Receive			-71			-71	dB	Input = 0dBm0, Unity Gain, 1.02 kHz, D <sub>R</sub> = lowest positive decode level, measure at PWRO+
CT <sub>RT</sub>	Crosstalk, Receive to Transmit			-71			-71	dB	D <sub>R</sub> = 0dBm0, 1.02 kHz, measure at D <sub>X</sub>

**DISTORTION**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
SD1 <sub>X</sub>	Transmit Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2 (2916)	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD2 <sub>X</sub>	Transmit Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2 (2917)	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD1 <sub>R</sub>	Receive Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2 (2916)	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD2 <sub>R</sub>	Receive Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2 (2917)	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
DP <sub>X</sub>	Transmit Single Frequency Distortion Products (2916)			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DP <sub>R</sub>	Receive Single Frequency Distortion Products (2916)			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD <sub>1</sub>	Intermodulation Distortion, End to End Measurement			-35	dB	CCITT G.712 (7.1)
IMD <sub>2</sub>	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712 (7.2)
SOS	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G. 712 (9)
D <sub>AX</sub>	Transmit Absolute Delay		245		$\mu$ s	Fixed Data Rate, CLK <sub>X</sub> = 2.048 MHz; 0 dBm0, 1.02 kHz input Signal, Unity Gain. Measure at D <sub>X</sub> .
D <sub>DX</sub>	Transmit Differential Envelope Delay Relative to D <sub>AX</sub>		170		$\mu$ s	f = 500 - 600 Hz
			95		$\mu$ s	f = 600 - 1000 Hz
			45		$\mu$ s	f = 1000 - 2600 Hz
			105		$\mu$ s	f = 2600 - 2800 Hz
D <sub>AR</sub>	Receive Absolute Delay		190		$\mu$ s	Fixed Data Rate, CLK = 2.048 MHz; Digital Input is DMW codes. Measure at PWRO+
D <sub>DR</sub>	Receive Differential Envelope Delay Relative to D <sub>AR</sub>		45		$\mu$ s	f = 500 - 600 Hz
			35		$\mu$ s	f = 600 - 1000 Hz
			85		$\mu$ s	f = 1000 - 2600 Hz
			110		$\mu$ s	f = 2600 - 2800 Hz

**TRANSMIT CHANNEL TRANSFER CHARACTERISTICS**

Input amplifier is set for unity gain, inverting.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
G <sub>RX</sub>	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at VF <sub>XI</sub> -
	16.67 Hz			-30	dB	
	50 Hz			-25	dB	
	60 Hz			-23	dB	
	200 Hz	-1.8		-0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.10	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-32	dB	




Figure 4. Transmit Channel

RECEIVE CHANNEL TRANSFER CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RR}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at $D_R$
	Below 200 Hz			+0.125	dB	
	200 Hz	-0.5		+0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-30	dB	




Figure 5. Receive Channel

**A.C. CHARACTERISTICS — TIMING PARAMETERS**
**CLOCK SECTION**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{CY}$	Clock Period, CLK	488			ns	$f_{CLK} = 2.048 \text{ MHz}$
$t_{CLK}$	Clock Pulse Width, CLK	220			ns	
$t_{DCLK}$	Data Clock Pulse Width	220			ns	$64 \text{ kHz} \leq f_{DCLK} \leq 2.048 \text{ MHz}$
$t_{CDC}$	Clock Duty Cycle, CLK	45	50	55	%	
$t_r, t_f$	Clock Rise and Fall Time	5		30	ns	

**TRANSMIT SECTION, FIXED DATA RATE MODE<sup>1</sup>**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DZX}$	Data Enabled on TS Entry	0		145	ns	$0 < C_{LOAD} < 100 \text{ pf}$
$t_{DDX}$	Data Delay from CLK	0		145	ns	$0 < C_{LOAD} < 100 \text{ pf}$
$t_{HZX}$	Data Float on TS Exit	60		215	ns	$C_{LOAD} = 0$
$t_{SON}$	Timeslot X to Enable	0		145	ns	$0 < C_{LOAD} < 100 \text{ pf}$
$t_{SOFF}$	Timeslot X to Disable	60		215	ns	$C_{LOAD} = 0$
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	

**RECEIVE SECTION, FIXED DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DSR}$	Receive Data Setup	10			ns	
$t_{DHR}$	Receive Data Hold	60			ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	



**NOTES:**

1. Timing parameters  $t_{DZX}$ ,  $t_{HZX}$ , and  $t_{SOFF}$  are referenced to a high impedance state.



WAVEFORMS

Fixed Data Rate Timing



**TRANSMIT SECTION, VARIABLE DATA RATE MODE<sup>1</sup>**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDX}$	Timeslot Delay from $DCLK_X^2$	140		$t_{DX} - 140$	ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{DDX}$	Data Delay from $DCLK_X$	0		100	ns	$0 < C_{LOAD} < 100$ pf
$t_{DON}$	Timeslot to $D_X$ Active	0		50	ns	$0 < C_{LOAD} < 100$ pf
$t_{DOFF}$	Timeslot to $D_X$ Inactive	0		80	ns	$0 < C_{LOAD} < 100$ pf
$t_{DX}$	Data Clock Period	488		15620	ns	
$t_{DFSX}$	Data Delay from $FS_X$	0		140	ns	

**RECEIVE SECTION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDR}$	Timeslot Delay from $DCLK_R^3$	140		$t_{DR} - 140$	ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{DSR}$	Data Setup Time	10			ns	
$t_{DHR}$	Data Hold Time	60			ns	
$t_{DR}$	Data Clock Period	488		15620	ns	
$t_{SER}$	Timeslot End Receive Time	60			ns	


**64 KB OPERATION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{FSLX}$	Transmit Frame Sync Minimum Downtime	488			ns	$FS_X$ is TTL high for remainder of frame
$t_{FSLR}$	Receive Frame Sync Minimum Downtime	1952			ns	$FS_R$ is TTL high for remainder of frame
$t_{DCLK}$	Data Clock Pulse Width			10	$\mu$ s	


**NOTES:**

1. Timing parameters  $t_{DON}$  and  $t_{DOFF}$  are referenced to a high impedance state.
2.  $t_{FSLX}$  minimum requirements overrides  $t_{TSDX}$  maximum spec for 64 kHz operation.
3.  $t_{FSLR}$  minimum requirements overrides  $t_{TSDR}$  maximum spec for 64 kHz operation.

VARIABLE DATA RATE TIMING



A.C. TESTING INPUT, OUTPUT WAVEFORM



## 29C13 AND 29C14 CHMOS COMBINED SINGLE-CHIP PCM CODEC AND FILTER

- 29C14 Asynchronous clocks, 8th bit signaling, loop back test capability
- 29C13 Synchronous clocks only, 300 mil package
- Low-Power Pin Compatible Version of Intel's 2913 and 2914
- AT&T D3/D4 and CCITT Compatible
- 28-Pin Plastic Leaded Chip Carrier (PLCC) for Higher Integration
- 3 Low-Power Modes
  - 5 mW Typical Power Down
  - 8 mW Typical Standby
  - 70 mW Typical Operating
- Direct Interface with Transformer or Electronic Hybrids
- TTL and CMOS Compatible

Intel's 29C13 and 29C14 are CHMOS versions of Intel's HMOS 2913 and 2914 family members. CHMOS is a technology built on HMOS-II, thus realizing the high performance and density obtained in that process while achieving the low power consumption typical of CMOS circuits.

The 29C13 and 29C14 retain all the features of the 2913 and 2914: push/pull power amplifiers,  $\mu$ A law pin select, on-chip auto zero, sample and hold and precision voltage references, power up clear and tri-state on clock interrupt, two timing modes and two power down modes.




Figure 1. Pin Configurations




Figure 2. Block Diagram

Table 1. Pin Names

V <sub>BB</sub>	Power (-5V)	GS <sub>x</sub>	Transmit Gain Control
PWRO+, PWRO-	Power Amplifier Outputs	VF <sub>xI-</sub> , VF <sub>xI+</sub>	Analog Inputs
GS <sub>R</sub>	Receive Gain Control	GRDA	Analog Ground
PDN	Power Down Select	NC	No Connect
CLKSEL	Master Clock Frequency Select	SIG <sub>x</sub>	Transmit Signaling Input
LOOP	Analog Loop Back	ASEL	μ- or A-law Select
SIG <sub>R</sub>	Receive Signaling Bit Output	T <sub>Sx</sub>	Timeslot Strobe/Buffer Enable
DCLK <sub>R</sub>	Receive Variable Data Clock	DCLK <sub>x</sub>	Transmit Variable Data Clock
D <sub>R</sub>	Receive PCM Input	D <sub>x</sub>	Transmit PCM Output
FS <sub>R</sub>	Receive Frame Synchronization Clock	FS <sub>x</sub>	Transmit Frame Synchronization Clock
GRDD	Digital Ground	CLK <sub>x</sub>	Transmit Master Clock
V <sub>CC</sub>	Power (+5V)	CLK <sub>R</sub>	Receive Master Clock (29C14 only, internally connected to CLK <sub>x</sub> on 29C13)

Table 2. Pin Description

Symbol	Function	Symbol	Function
$V_{BB}$	Most negative supply; input voltage is $-5$ volts $\pm 5\%$ .	GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.	CLK <sub>R</sub>	Receive master and data clock for the fixed data rate mode; receive master clock only in variable data rate mode.
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+.	CLK <sub>X</sub>	Transmit master and data clock for the fixed data rate mode; transmit master clock only in variable data rate mode.
GS <sub>R</sub>	Input to the gain setting network on the output power amplifier. Transmission level can be adjusted over a 12dB range depending on the voltage at GS <sub>R</sub> .	FS <sub>X</sub>	8 KHz frame synchronization clock input/ timeslot enable, transmit channel. Operates independently but in an analogous manner to FS <sub>R</sub> .  The transmit channel enters the standby state whenever FS <sub>X</sub> is TTL low for 300 milliseconds.
PDN	Power down select. When PDN is TTL high, the device is active. When low, the device is powered down.	D <sub>X</sub>	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock: CLK <sub>X</sub> in fixed data rate mode and DCLK <sub>X</sub> in variable data rate mode.
CLKSEL	Input which must be pinstrapped to reflect the master clock frequency at CLK <sub>X</sub> , CLK <sub>R</sub> . CLKSEL = $V_{BB}$ . . . . . 2.048 MHz CLKSEL = GRDD . . . . . 1.544 MHz CLKSEL = $V_{CC}$ . . . . . 1.536 MHz	$\overline{TS}_X/DCLK_X$	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer as in 2910A and 2911A direct mode timing. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64Kb to 2.048 Mb data rates.
LOOP	Analog loopback. When this pin is TTL high, the analog output (PWRO+) is internally connected to the analog input (VF <sub>X</sub> I+), GS <sub>R</sub> is internally connected to PWRO-, and VF <sub>X</sub> I- is internally connected to GS <sub>X</sub> . A 0dBm0 digital signal input at D <sub>R</sub> is returned as a +3dBm0 digital signal output at D <sub>X</sub> .	SIG <sub>X</sub> /ASEL	A dual purpose pin. When connected to $V_{BB}$ , A-law operation is selected. When it is not connected to $V_{BB}$ this pin is a TTL level input for signaling operation. This input is transmitted as the eighth bit of the PCM word during signaling frames on the D <sub>X</sub> lead. If not used as an input pin, ASEL should be strapped to either $V_{CC}$ or GRDD.
SIG <sub>R</sub>	Signaling bit output, receive channel. In fixed data rate mode, SIG <sub>R</sub> outputs the logical state of the eighth bit of the PCM word in the most recent signaling frame.	NC	No connect
DCLK <sub>R</sub>	Selects the fixed or variable data rate mode. When DCLK <sub>R</sub> is connected to $V_{BB}$ , the fixed data rate mode is selected. In this mode, the device is fully compatible with Intel 2910A and 2911A direct mode timing. When DCLK <sub>R</sub> is not connected to $V_{BB}$ , the device operates in the variable data rate mode. In this mode DCLK <sub>R</sub> becomes the receive data clock which operates at TTL levels from 64Kb to 2.048 Mb data rates.	GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.
D <sub>R</sub>	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK <sub>R</sub> in the fixed data rate mode and DCLK <sub>R</sub> in variable data rate mode.	VF <sub>X</sub> I+	Non-inverting analog input to uncommitted transmit operational amplifier.
FS <sub>R</sub>	8KHz frame synchronization clock input/ timeslot enable, receive channel. A multi-function input which in fixed data rate mode distinguishes between signaling and non-signaling frames by means of a double or single wide pulse respectively. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS <sub>R</sub> is TTL low for 300 milliseconds.	VF <sub>X</sub> I-	Inverting analog input to uncommitted transmit operational amplifier.
		GS <sub>X</sub>	Output terminal of transmit input channel op amp. Internally, this is the voice signal input to the transmit filter.
		$V_{CC}$	Most positive supply; input voltage is $+5$ volts $\pm 5\%$ .

**FUNCTIONAL DESCRIPTION**

The 2913 and 2914 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line or trunk.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information




Figure 3. Typical Line Terminations

## GENERAL OPERATION

### System Reliability Features

The combochip can be powered up by pulsing  $FS_X$  and/or  $FS_R$  while a TTL high voltage is applied to  $\overline{PDN}$ , provided that all clocks and supplies are connected. The 29C13 and 29C14 have internal resets on power up (or when  $V_{BB}$  or  $V_{CC}$  are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs  $D_X$  and  $\overline{TS}_X$  are held in a high impedance state for approximately four frames (500 $\mu$ s) after power up or application of  $V_{BB}$  or  $V_{CC}$ . After this delay,  $D_X$ ,  $\overline{TS}_X$ , and signaling will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60 milliseconds to reach their equilibrium value due to the autozero circuit settling time. Thus, valid digital information, such as on/off hook detection, is available almost immediately, while analog information is available after some delay.

On the receive channel, the digital output  $SIG_R$  is also held low for a maximum of four frames after power up or application of  $V_{BB}$  or  $V_{CC}$ .  $SIG_R$  will remain low thereafter until it is updated by a signaling frame.

To further enhance system reliability,  $\overline{TS}_X$  and  $D_X$  will be placed in a high impedance state approximately 30 $\mu$ s after an interruption of  $CLK_X$ . Similarly,  $SIG_R$  will be held low approximately 30 $\mu$ s after an interruption of  $CLK_R$ . These interruptions could possibly occur with some kind of fault condition.

### Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 29C13/C14 functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up

the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the  $\overline{PDN}$  pin. In this mode, power consumption is reduced to the value shown in Table 3. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the  $\overline{PDN}$  pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing  $FS_X$  and/or  $FS_R$ . With both channels in the standby state, power consumption is reduced to the value shown in Table 3. If transmit only operation is desired,  $FS_X$  should be applied to the device while  $FS_R$  is held low. Similarly, if receive only operation is desired,  $FS_R$  should be applied while  $FS_X$  is held low.

### Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A compatible, is selected by connecting  $\overline{DCLK}_R$  to  $V_{BB}$ . It employs master clocks  $CLK_X$  and  $CLK_R$ , frame synchronization clocks  $FS_X$  and  $FS_R$ , and output  $\overline{TS}_X$ .

$CLK_X$  and  $CLK_R$  serve both as master clocks to operate the codec and filter sections and bit clocks to clock the data in and out from the PCM highway.  $FS_X$  and  $FS_R$  are 8 kHz inputs which set the sampling frequency and distinguish between signaling and non-signaling frames by their pulse width. A frame synchronization pulse which is one master clock wide designates a non-signaling frame, while a double wide sync pulse enables the signaling function.  $\overline{TS}_X$  is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Table 3. Power-Down Methods

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status
Power Down Mode	$\overline{PDN}$ = TTL low	5 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state and $SIG_R$ is placed in a TTL low state within 10 $\mu$ s
Standby Mode	$FS_X$ and $FS_R$ are TTL low	8 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state and $SIG_R$ is placed in a TTL low state 300 milliseconds after $FS_X$ and $FS_R$ are removed.
Only transmit is on standby	$FS_X$ is TTL low	50 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state within 300 milliseconds.
Only receive is on standby	$FS_R$ is TTL low	50 mW	$SIG_R$ is placed in a TTL low state within 300 milliseconds.



Data is transmitted on the highway at  $D_x$  on the first eight positive transitions of  $CLK_x$  following the rising edge of  $FS_x$ . Similarly, on the receive side, data is received on the first eight falling edges of  $CLK_R$ . The frequency of  $CLK_x$  and  $CLK_R$  is selected by the  $CLKSEL$  pin to be either 1.536, 1.544, or 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

**Variable Data Rate Mode**

Variable data rate timing is selected by connecting  $DCLK_R$  to the bit clock for the receive PCM highway rather than to  $V_{BB}$ . It employs master clocks  $CLK_x$  and  $CLK_R$ , bit clocks  $DCLK_R$  and  $DCLK_x$ , and frame synchronization clocks  $FS_R$  and  $FS_x$ .

Variable data rate timing allows for a flexible data rate frequency. It provides the ability to vary the frequency of the bit clocks, which can be asynchronous in the case of the 29C14, synchronous in the case of the 29C13, from 64 kHz to 2.048 MHz. Master clocks inputs are still restricted to 1.536, 1.544, or 2.048 MHz.

In this mode,  $DCLK_R$  and  $DCLK_x$  become the data clocks for the receive and transmit PCM highways. While  $FS_x$  is high, PCM data from  $D_x$  is transmitted onto the highway on the next eight consecutive positive transitions of  $DCLK_x$ . Similarly, while  $FS_R$  is high, each PCM bit from the highway is received by  $D_R$  on the next eight consecutive negative transitions of  $DCLK_R$ .

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125 $\mu$ s frame as long

as  $DCLK_x$  is pulsed and  $FS_x$  is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode. Conversely, signaling is only allowed in the fixed data rate mode since the variable mode provides no means with which to specify a signaling frame.

**Signaling**

Signaling can only be performed with the 24-pin device in the fixed data rate timing mode ( $DCLK_R = V_{BB}$ ). Signaling frames on the transmit and receive sides are independent of one another and are selected by a double-width frame sync pulse on the appropriate channel. During a transmit signaling frame, the codec will encode the incoming analog signal and substitute the signal present on  $SIG_x$  for the least significant bit of the encoded PCM word. Similarly, in a receive signaling frame, the codec will decode the seven most significant bits according to CCITT recommendation G.733 and output the logical state of the LSB on the  $SIG_R$  lead until it is updated in the next signaling frame. Timing relationships for signaling operation are shown in Figure 4.

**Asynchronous Operation**

The 29C14 can be operated with asynchronous clocks in either the fixed or variable data rate modes. In order to avoid crosstalk problems associated with special interrupt circuitry, the design of the Intel 29C13/C14 combochip includes separate digital-to-analog converters and voltage references on the transmit and receive sides to allow independent operation of the two channels.




Figure 4. Signaling Timing (Used Only with Fixed Data Rate Mode)

In either timing mode, the master clock, data clock, and timeslot strobe must be synchronized at the beginning of each frame.  $CLK_x$  and  $DCLK_x$  are synchronized once per frame but may be of different frequencies. The receive channel operates in a similar manner and is completely independent of the transmit timing (refer to Variable Data Rate Timing Diagrams). This approach requires the provision of two separate master clocks, even in variable data rate mode, but avoids the use of a synchronizer which can cause intermittent data conversion errors.

**Analog Loopback**

A distinctive feature of the 29C14 is its analog loopback capability. This feature allows the user to send a control signal which internally connects the analog input and output ports. As shown in Figure 5, when LOOP is TTL high the analog output (PWRO+) is internally connected to the analog input (VF<sub>X</sub>I+), GS<sub>R</sub> is internally connected to PWRO-, and VF<sub>X</sub>I- is internally connected to GS<sub>X</sub>.

With this feature, the user can test the line circuit remotely by comparing the digital codes sent into the receive channel (D<sub>R</sub>) with those generated on the transmit channel (D<sub>X</sub>). Due to the difference in transmission levels between the transmit and receive sides, a 0 dBm0 code sent into D<sub>R</sub> will emerge from D<sub>X</sub> as a +3dBm0 code, an implicit gain of 3 dB. Thus, the maximum signal input level which can be tested using analog loopback is 0 dBm0.

**Precision Voltage References**

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are cali-

brated during the manufacturing process. These references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the TRANSMISSION PARAMETERS, providing the user a significant margin for error in other board components.

**Conversion Laws**

The 29C13 and 29C14 are designed to operate in both  $\mu$ -law and A-law systems. The user can select either conversion law according to the voltage present on the SIG<sub>X</sub>/ASEL pin. In each case the coder and decoder process a companded 8-bit PCM word following CCITT recommendation G.711 for  $\mu$ -law and A-law conversion. If A-law operation is desired, SIG<sub>X</sub> should be tied to V<sub>BB</sub>. Thus, signaling is not allowed during A-law operation. If  $\mu$  = 255-law operation is selected, then SIG<sub>X</sub> is a TTL level input which modifies the LSB of the PCM output in signaling frames.

**TRANSMIT OPERATION**

**Transmit Filter**

The input section provides gain adjustment in the passband by means of an on-chip uncommitted operational amplifier. This operational amplifier has a common mode range of  $\pm 2.17$  volts, a DC offset of 25 mV, and a typical voltage gain of 20,000. Gain of




Figure 5. Simplified Block Diagram of 29C14 Combochip in the Analog Loopback Configuration

up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output ( $GS_x$ ) must be greater than 10 kilohms in parallel with less than 50 pF. A DC path must be provided at  $VF_{x1+}$ . The input op amp can also be used in the inverting mode or differential amplifier mode (see Figure 6).

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stopband attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The 29C13 and 29C14 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 8.

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.

## Encoding

The encoder internally samples the output of the




Figure 6. Transmit Filter Gain Adjustment

transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way, all DC offset is removed from the encoder input waveform.

## RECEIVE OPERATION

### Decoding

The PCM word at the  $D_R$  lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

### Receive Filter

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the  $(\sin x)/x$  response of such decoders. The receive filter characteristics and specifications are shown in Figure 9.

### Receive Output Power Amplifiers

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended or 600 ohms differentially.

The receive channel transmission level may be adjusted between specified limits by manipulation of the  $GS_R$  input.  $GS_R$  is internally connected to an analog gain setting network. When  $GS_R$  is strapped to PWRO-, the receive level is unattenuated; when it is tied to PWRO+, the level is attenuated by 12 dB. The output transmission level interpolates between 0 and -12 dB as  $GS_R$  is interpolated (with a potentiometer) between PWRO+ and PWRO-. The use of the output gain set is illustrated in Figure 7.

Transmission levels are specified relative to the re-

Table 4. Zero Transmission Level Points

Symbol	Parameter	Value	Units	Test Conditions
0TLP1 <sub>x</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) $\mu$ -law	+2.76 +1.00	dBm dBm	Referenced to 600 $\Omega$ Referenced to 900 $\Omega$
0TLP2 <sub>x</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) A-law	+2.79 +1.03	dBm dBm	Referenced to 600 $\Omega$ Referenced to 900 $\Omega$
0TLP1 <sub>R</sub>	Zero Transmission Level Point Receive Channel (0dBm0) $\mu$ -law	+5.76 +4.00	dBm dBm	Referenced to 600 $\Omega$ Referenced to 900 $\Omega$
0TLP2 <sub>R</sub>	Zero Transmission Level Point Receive Channel (0dBm0) A-law	+5.79 +4.03	dBm dBm	Referenced to 600 $\Omega$ Referenced to 900 $\Omega$

ceive channel output under digital milliwatt conditions, that is, when the digital input at D<sub>R</sub> is the eight-code sequence specified in CCITT recommendation G.711.

**OUTPUT GAIN SET: DESIGN CONSIDERATIONS**

(Refer to Figure 7.)

PWRO+ and PWRO- are low impedance complementary outputs. The voltages at the nodes are:

- Vo+ at PWRO+
- Vo- at PWRO-
- Vo = (Vo+) - (Vo-)(total differential response)

R<sub>1</sub> and R<sub>2</sub> are a gain setting resistor network with the center tap connected to the GS<sub>R</sub> input.

A value greater than 10K ohms for R<sub>1</sub> + R<sub>2</sub> and less than 100K ohms for R<sub>1</sub> in parallel with R<sub>2</sub> is recommended because:

- (a) The parallel combination of R<sub>1</sub> + R<sub>2</sub> and R<sub>L</sub> sets the total loading.
- (b) The total capacitance at the GS<sub>R</sub> input and the parallel combination of R<sub>1</sub> and R<sub>2</sub> define a time constant which has to be minimized to avoid inaccuracies.

A is the gain of the power amplifiers,

$$\text{where } A = \frac{1 + (R_1/R_2)}{4 + (R_1/R_2)}$$

For design purposes, a useful form is R<sub>1</sub>/R<sub>2</sub> as a function of A.

$$R_1/R_2 = \frac{4A - 1}{1 - A}$$

(Allowable values for A are those which make R<sub>1</sub>/R<sub>2</sub> positive.)

Examples are:

If A = 1 (maximum output), then

R<sub>1</sub>/R<sub>2</sub> =  $\infty$  or V(GS<sub>R</sub>) = Vo-; i.e., GS<sub>R</sub> is tied to PWRO-

If A = 1/2, then

$$R_1/R_2 = 2$$

If A = 1/4, (minimum output) then

R<sub>1</sub>/R<sub>2</sub> = 0 or V(GS<sub>R</sub>) = Vo+; i.e., GS<sub>R</sub> is tied to PWRO+




Figure 7. Gain Setting Configuration

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias . . . . .	-10°C to +80°C
Storage Temperature . . . . .	-65°C to +150°C
V <sub>CC</sub> and GRDD with Respect to V <sub>BB</sub> . . . . .	-0.3V to 15V
All Input and Output Voltages with Respect to V <sub>BB</sub> . . . . .	-0.3V to 15V
All Input and Output Voltages with Respect to V <sub>CC</sub> . . . . .	-15V to +0.3V
Power Dissipation . . . . .	1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS**

(T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5V ±5%, V<sub>BB</sub> = -5V ±5%, GRDA = 0V, GRDD = 0V, unless otherwise specified)

Typical values are for T<sub>A</sub> = 25°C and nominal power supply values

**DIGITAL INTERFACE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
I <sub>IL</sub>	Low Level Input Current			10	μA	GRDD ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> (Note 1)
I <sub>IH</sub>	High Level Input Current			10	μA	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage, except CLKSEL			0.8	V	
V <sub>IH</sub>	Input High Voltage, except CLKSEL	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 3.2 mA at D <sub>X</sub> , $\overline{\text{TS}}_X$ and SIG <sub>R</sub>
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = 80 μA at D <sub>X</sub> , SIG <sub>R</sub>
V <sub>ILO</sub>	Input Low Voltage, CLKSEL <sup>2</sup>	V <sub>BB</sub>		V <sub>BB</sub> + 0.5	V	
V <sub>IHO</sub>	Input Intermediate Voltage, CLKSEL	GRDD - 0.5		0.5	V	
V <sub>IHO</sub>	Input High Voltage, CLKSEL	V <sub>CC</sub> - 0.5		V <sub>C</sub> V <sub>C</sub>	V	
C <sub>OX</sub>	Digital Output Capacitance <sup>3</sup>		5		pF	
C <sub>IN</sub>	Digital Input Capacitance		5	10	PF	

**POWER DISSIPATION**

All measurements made at f<sub>DCLK</sub> = 2.048 MHz, outputs unloaded.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
I <sub>CCI</sub>	V <sub>CC</sub> Operating Current		5.6		mA	
I <sub>BB1</sub>	V <sub>BB</sub> Operating Current		-5.6		mA	
I <sub>CCO</sub>	V <sub>CC</sub> Power Down Current		0.5		mA	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10 μs
I <sub>BBO</sub>	V <sub>BB</sub> Power Down Current		-0.5		mA	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10 μs
I <sub>X</sub> C <sub>CS</sub>	V <sub>CC</sub> Standby Current		0.8		mA	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms
I <sub>BBS</sub>	V <sub>BB</sub> Standby Current		-0.8		mA	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms
P <sub>DI</sub>	Operating Power Dissipation <sup>4</sup>		70		mW	
P <sub>DO</sub>	Power Down Dissipation <sup>4</sup>		5		mW	$\overline{\text{PDN}} \leq V_{IL}$ ; after 10 μs
P <sub>ST</sub>	Standby Power Dissipation <sup>4</sup>		8		mW	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub>

**NOTES:**

- V<sub>IN</sub> is the voltage on any digital pin.
- SIG<sub>X</sub> and DCLK<sub>R</sub> are TTL level inputs between GRDD and V<sub>CC</sub>; they are also pinstraps for mode selection when tied to V<sub>BB</sub>. Under these conditions V<sub>ILO</sub> is the input low voltage requirement.
- Timing parameters are guaranteed based on a 100 pf load capacitance. Up to eight digital outputs may be connected to a common PCM highway without buffering, assuming a board capacitance of 60 pf.
- With nominal power supply values.

**ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{BX1}$	Input Leakage Current, $V_{FX1+}$ , $V_{FX1-}$			100	nA	$-2.17V \leq V_{IN} \leq 2.17V$
$R_{IX1}$	Input Resistance, $V_{FX1+}$ , $V_{FX1-}$	10			M $\Omega$	
$V_{OSX1}$	Input Offset Voltage, $V_{FX1+}$ , $V_{FX1-}$			25	mV	
CMRR	Common Mode Rejection, $V_{FX1+}$ , $V_{FX1-}$	55			dB	$-2.17 \leq V_{IN} \leq 2.17V$
$A_{VOL}$	DC Open Loop Voltage Gain, $GS_x$	5000				
$f_c$	Open Loop Unity Gain Bandwidth, $GS_x$		1		MHz	
$C_{LX1}$	Load Capacitance, $GS_x$			50	pF	
$R_{LX1}$	Minimum Load Resistance, $GS_x$	10			k $\Omega$	

**ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$R_{ORA}$	Output Resistance, $PWRO+$ , $PWRO-$		1		$\Omega$	
$V_{OSRA}$	Single-Ended Output DC Offset, $PWRO+$ , $PWRO-$		75	$\pm 150$	mV	Relative to GRDA
$C_{LRA}$	Load Capacitance, $PWRO+$ , $PWRO-$			100	pF	

**A.C. CHARACTERISTICS — TRANSMISSION PARAMETERS**

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave.<sup>1</sup> Input amplifier is set for unity gain, noninverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended, maximum gain configuration.<sup>2</sup> All output levels are (sin x)/x corrected.

**GAIN AND DYNAMIC RANGE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response (Transmit gain tolerance)	-0.18	$\pm 0.04$	+0.18	dBm0	Signal input of 1.064 Vrms $\mu$ -law Signal input of 1.068 Vrms A-law $T_A = 25^\circ C$ , $V_{BB} = -5V$ , $V_{CC} = +5V$
EmW <sub>TS</sub>	EmW variation with Temperature and supplies	-0.07	$\pm 0.02$	+0.07	dB	$\pm 5\%$ supplies, 0 to 70°C Relative to nominal conditions
DmW	Digital Milliwatt Response (Receive gain tolerance)	-0.18	$\pm 0.04$	+0.18	dBm0	Measure relative to 0TLP <sub>R</sub> . Signal input per CCITT Recommendation G.711. Output signal of 1000 Hz. $T_A = 25^\circ C$ ; $V_{BB} = -5V$ , $V_{CC} = +5V$ . $R_L = \infty$
DmW <sub>TS</sub>	DmW variation with temperature and supplies	-0.07	$\pm 0.02$	+0.07	dB	$\pm 5\%$ supplies, 0 to 70°C

**NOTES:**

- 0dBm0 is defined as the zero reference point of the channel under test (0TLP). This corresponds to an analog signal input of 1.064 volts rms or an output of 1.503 volts rms for  $\mu$ law.
- Unity gain input amplifier:  $GS_x$  is connected to  $V_{FX1-}$ ; Signal input  $V_{FX1+}$ ; Maximum gain output amplifier;  $GS_R$  is connected to  $PWRO-$ , output to  $PWRO+$ .

**GAIN TRACKING**

Reference Level = -10dBm0

Symbol	Parameter	Min	Max	Unit	Test Conditions
GT1 <sub>X</sub>	Transmit Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 1.2$	dB	-50 to -55 dBm0
GT2 <sub>X</sub>	Transmit Gain Tracking Error Sinusoidal Input; A-law		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 1.2$	dB	-50 to -55 dBm0
GT1 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 1.2$	dB	-50 to -55 dBm0 Measured at PWRO+, R <sub>L</sub> = 300 $\Omega$
GT2 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; A-law		$\pm 0.25$	dB	+3 to -40 dBm0
			$\pm 0.5$	dB	-40 to -50 dBm0
			$\pm 1.2$	dB	-50 to -55 dBm0 Measured at PWRO+, R <sub>L</sub> = 300 $\Omega$

**NOISE** (All receive channel measurements are single ended)

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
N <sub>XC1</sub>	Transmit Noise, C-Message Weighted			15	dBrnc0	V <sub>F<sub>X</sub>I+</sub> = GRDA, V <sub>F<sub>X</sub>I-</sub> = GS <sub>X</sub>
N <sub>XC2</sub>	Transmit Noise, C-Message Weighted with Eighth Bit Signaling			18	dBrnc0	V <sub>F<sub>X</sub>I+</sub> = GRDA, V <sub>F<sub>X</sub>I-</sub> = GS <sub>X</sub> ; 6th frame signaling
N <sub>XP</sub>	Transmit Noise, Psophometrically Weighted			-75	dBm0p	V <sub>F<sub>X</sub>I+</sub> = GRDA, V <sub>F<sub>X</sub>I-</sub> = GS <sub>X</sub>
N <sub>RC1</sub>	Receive Noise, C-Message Weighted: Quiet Code			11	dBrnc0	D <sub>R</sub> = 11111111
N <sub>RC2</sub>	Receive Noise, C-Message Weighted: Sign bit toggle			12	dBrnc0	Input to D <sub>R</sub> is zero code with sign bit toggle at 1 kHz rate
N <sub>RP</sub>	Receive Noise, Psophometrically Weighted			-79	dBm0p	D <sub>R</sub> = lowest positive decode level
N <sub>SF</sub>	Single Frequency Noise End to End Measurement			-50	dBm0	CCITT G.712.4.2 Measure at PWRO+
PSRR <sub>1</sub>	V <sub>CC</sub> Power Supply Rejection, Transmit Channel		-30		dB	Idle channel; 200mV P-P signal on supply; 0 to 50kHz, measure at D <sub>X</sub>
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection, Transmit Channel		-30		dB	Idle channel; 200 mV P-P signal on supply; 0 to 50 kHz, measure at D <sub>X</sub>
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection, Receive Channel		-25		dB	Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO+, 0 to 50 kHz
PSRR <sub>4</sub>	V <sub>BB</sub> Power Supply Rejection, Receive Channel		-25		dB	Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO+, 0 to 50 kHz
CT <sub>TR</sub>	Crosstalk, Transmit to Receive			-71	dB	V <sub>F<sub>X</sub>I+</sub> = 0dBm0, 1.02 kHz, D <sub>R</sub> = lowest positive decode level, measure at PWRO+
CT <sub>RT</sub>	Crosstalk, Receive to Transmit			-71	dB	D <sub>R</sub> = 0dBm0, 1.02 kHz, V <sub>F<sub>X</sub>I+</sub> = GRDA, measure at D <sub>X</sub>

**DISTORTION**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
SD1 <sub>X</sub>	Transmit Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD2 <sub>X</sub>	Transmit Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD1 <sub>R</sub>	Receive Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD2 <sub>R</sub>	Receive Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
DP <sub>X</sub>	Transmit Single Frequency Distortion Products			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DP <sub>R</sub>	Receive Single Frequency Distortion Products			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD <sub>1</sub>	Intermodulation Distortion, End to End Measurement			-35	dB	CCITT G.712 (7.1)
IMD <sub>2</sub>	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712 (7.2)
SOS	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G. 712 (9)
D <sub>AX</sub>	Transmit Absolute Delay		245		$\mu$ s	Fixed Data Rate. CLK <sub>X</sub> = 2.048 MHz; 0 dBm0, 1.02 kHz signal at VF <sub>X</sub> l+. Measure at D <sub>X</sub> .
D <sub>DX</sub>	Transmit Differential Envelope Delay Relative to D <sub>AX</sub>		170		$\mu$ s	f = 500 - 600 Hz
			95		$\mu$ s	f = 600 - 1000 Hz
			45		$\mu$ s	f = 1000 - 2600 Hz
			105		$\mu$ s	f = 2600 - 2800 Hz
D <sub>AR</sub>	Receive Absolute Delay		190		$\mu$ s	Fixed Data Rate, CLK <sub>R</sub> = 2.048 MHz; Digital input is DMW codes. Measure at PWRO+.
D <sub>DR</sub>	Receive Differential Envelope Delay Relative to D <sub>AR</sub>		45		$\mu$ s	f = 500 - 600 Hz
			35		$\mu$ s	f = 600 - 1000 Hz
			85		$\mu$ s	f = 1000 - 2600 Hz
			110		$\mu$ s	f = 2600 - 2800 Hz



**TRANSMIT CHANNEL TRANSFER CHARACTERISTICS**

Input amplifier is set for unity gain, noninverting; maximum gain output.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RX}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at $V_{FX}1+$
	16.67 Hz			-30	dB	
	50 Hz			-25	dB	
	60 Hz			-23	dB	
	200 Hz	-1.8		-0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.10	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-32	dB	




Figure 8. Transmit Channel

RECEIVE CHANNEL TRANSFER CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RR}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at $D_R$
	Below 200 Hz			+0.125	dB	
	200 Hz	-0.5		+0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-30	dB	




Figure 9. Receive Channel

**A.C. CHARACTERISTICS — TIMING PARAMETERS**
**CLOCK SECTION**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{CY}$	Clock Period, $CLK_X$ , $CLK_R$	488			ns	$f_{CLKX} = f_{CLKR} = 2.048$ MHz
$t_{CLK}$	Clock Pulse Width, $CLK_X$ , $CLK_R$	220			ns	
$t_{DCLK}$	Data Clock Pulse Width	220			ns	$64$ kHz $\leq f_{DCLK} \leq 2.048$ MHz
$t_{CDC}$	Clock Duty Cycle, $CLK_X$ , $CLK_R$	45	50	55	%	
$t_r, t_f$	Clock Rise and Fall Time	5		30	ns	

**TRANSMIT SECTION, FIXED DATA RATE MODE<sup>1</sup>**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DZX}$	Data Enabled on TS Entry	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{DDX}$	Data Delay from $CLK_X$	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{HZX}$	Data Float on TS Exit	60		215	ns	$C_{LOAD} = 0$
$t_{SON}$	Timeslot X to Enable	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{SOFF}$	Timeslot X to Disable	60		215	ns	$C_{LOAD} = 0$
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{SS}$	Signal Setup Time	0			ns	
$t_{SH}$	Signal Hold Time	0			ns	

**RECEIVE SECTION, FIXED DATA RATE MODE**



Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DSR}$	Receive Data Setup	10			ns	
$t_{DHR}$	Receive Data Hold	60			ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{SIGR}$	$SIG_R$ Update	0		2	$\mu$ s	

**NOTES:**

1. Timing parameters  $t_{DZX}$ ,  $t_{HZX}$ , and  $t_{SOFF}$  are referenced to a high impedance state.

WAVEFORMS

Fixed Data Rate Timing



**TRANSMIT SECTION, VARIABLE DATA RATE MODE<sup>1</sup>**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDX}$	Timeslot Delay from $DCLK_X$ <sup>2</sup>	140		$t_{DX} - 140$	ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{DDX}$	Data Delay from $DCLK_X$	0		100	ns	$0 < C_{LOAD} < 100$ pf
$t_{DON}$	Timeslot to $D_X$ Active	0		50	ns	$0 < C_{LOAD} < 100$ pf
$t_{DOFF}$	Timeslot to $D_X$ Inactive	0		80	ns	$0 < C_{LOAD} < 100$ pf
$t_{DX}$	Data Clock Period	488		15620	ns	
$t_{DFSX}$	Data Delay from $FS_X$	0		140	ns	

**RECEIVE SECTION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDR}$	Timeslot Delay from $DCLK_R$ <sup>3</sup>	140		$t_{DR} - 140$	ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{DSR}$	Data Setup Time	10			ns	
$t_{DHR}$	Data Hold Time	60			ns	
$t_{DR}$	Data Clock Period	488		15620	ns	
$t_{SER}$	Timeslot End Receive Time	0			ns	


**64 KB OPERATION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{FSLX}$	Transmit Frame Sync Minimum Downtime	488			ns	$FS_X$ is TTL high for remainder of frame
$t_{FSLR}$	Receive Frame Sync Minimum Downtime	1952			ns	$FS_R$ is TTL high for remainder of frame
$t_{DCLK}$	Data Clock Pulse Width			10	$\mu$ s	


**NOTES:**

1. Timing parameters  $t_{DON}$  and  $t_{DOFF}$  are referenced to a high impedance state.
2.  $t_{FSLX}$  minimum requirements overrides  $t_{TSDX}$  maximum spec for 64 kHz operation.
3.  $t_{FSLR}$  minimum requirements overrides  $t_{TSDR}$  maximum spec for 64 kHz operation.

VARIABLE DATA RATE TIMING



A.C. TESTING INPUT, OUTPUT WAVEFORM



## 29C16 AND 29C17 16 PIN CHMOS SINGLE-CHIP PCM CODEC AND FILTER

- 29C16  $\mu$ -Law, 2.048 MHz Master Clock
- 29C17 A-Law, 2.048 MHz Master Clock
  
- Low-Power Pin Compatible Version of Intel's 2916 and 2917
  - AT&T D3/D4 and CCITT Compatible
  - 16-Pin Package for Higher Linecard Densities
  - Ideal for Digital Handset Applications
- 3 Low-Power Modes
    - 5mW Typical Power Down
    - 8mW Typical Standby
    - 70mW Typical Operating
  - TTL and CMOS Compatible
  - Two Timing Modes
    - 64 KHz to 2 MHz Variable
    - 2 MHz Direct

Intel's 29C16 and 29C17 are CHMOS versions of Intel's NMOS 2916 and 2917 family members. CHMOS is a technology built on HMOS-II, thus realizing the high performance and density obtained in that process while achieving the low power consumption typical of CMOS circuits.

The 29C16 and 29C17 are limited feature versions of the 29C13 and 29C14. The inherent low-power and small package size make these devices ideal for digital handset and cellular telephones where small size and low power are especially desirable.




Figure 1. Pin Configuration




Figure 2. Block Diagram

Table 1. Pin Names

V <sub>BB</sub>	Power (-5V)	GS <sub>x</sub>	Transmit Gain Control
PWRO+, PWRO-	Power Amplifier Outputs	V <sub>FXI</sub> -	Analog Input
PDN	Power Down Select	GRDA	Analog Ground
DCLK <sub>R</sub>	Receive Variable Data Clock	TS <sub>x</sub>	Timeslot Strobe/Buffer Enable
D <sub>R</sub>	Receive PCM Input	DCLK <sub>x</sub>	Transmit Variable Data Clock
FS <sub>R</sub>	Receive Frame Synchronization Clock	D <sub>x</sub>	Transmit PCM Output
GRDD	Digital Ground	FS <sub>x</sub>	Transmit Frame Synchronization Clock
V <sub>CC</sub>	Power (+5V)	CLK	Master Clock



Table 2. Pin Description

Symbol	Function	Symbol	Function
$V_{BB}$	Most negative supply; input voltage is $-5$ volts $\pm 5\%$ .	GRDD	Digital ground for all internal logic circuits. Not internally tied to GRDA.
PWRO+	Non-inverting output of power amplifier. Can drive transformer hybrids or high impedance loads directly in either a differential or single ended configuration.	CLK	Master and data clock for the fixed data rate mode; master clock only in variable data rate mode.
PWRO-	Inverting output of power amplifier. Functionally identical and complementary to PWRO+.	FS <sub>x</sub>	8 KHz frame synchronization clock input/ timeslot enable, transmit channel. Operates independently but in an analogous manner to FS <sub>R</sub> . The transmit channel enters the standby state whenever FS <sub>x</sub> is TTL low for 300 milliseconds.
$\overline{PDN}$	Power down select. When $\overline{PDN}$ is TTL high, the device is active. When low, the device is powered down.	D <sub>x</sub>	Transmit PCM output. PCM data is clocked out on this lead on eight consecutive positive transitions of the transmit data clock: CLK in fixed data rate mode and DCLK <sub>x</sub> in variable data rate mode.
DCLK <sub>R</sub>	Selects the fixed or variable data rate mode. When DCLK <sub>R</sub> is connected to $V_{BB}$ , the fixed data rate mode is selected. In this mode, the device is fully compatible with Intel 2910A and 2911A direct mode timing. When DCLK <sub>R</sub> is not connected to $V_{BB}$ , the device operates in the variable data rate mode. In this mode DCLK <sub>R</sub> becomes the receive data clock which operates at TTL levels from 64Kb to 2.048 Mb data rates.	$\overline{TS}_x/DCLK_x$	Transmit channel timeslot strobe (output) or data clock (input) for the transmit channel. In fixed data rate mode, this pin is an open drain output designed to be used as an enable signal for a three-state buffer as in 2910A and 2911A direct mode timing. In variable data rate mode, this pin becomes the transmit data clock which operates at TTL levels from 64Kb to 2.048 Mb data rates.
D <sub>R</sub>	Receive PCM input. PCM data is clocked in on this lead on eight consecutive negative transitions of the receive data clock; CLK in the fixed data rate mode and DCLK <sub>R</sub> in variable data rate mode.	GRDA	Analog ground return for all internal voice circuits. Not internally connected to GRDD.
FS <sub>R</sub>	8KHz frame synchronization clock input/ timeslot enable, receive channel. In variable data rate mode this signal must remain high for the entire length of the timeslot. The receive channel enters the standby state whenever FS <sub>R</sub> is TTL low for 300 milliseconds.	VF <sub>x</sub> I-	Inverting analog input to uncommitted transmit operational amplifier.
		GS <sub>x</sub>	Output terminal of on-chip transmit channel input op amp. Internally, this is the voice signal input to the transmit filter.
		$V_{CC}$	Most positive supply; input voltage is $+5$ volts $\pm 5\%$ .

## FUNCTIONAL DESCRIPTION

The 29C16 and 29C17 provide the analog-to-digital and the digital-to-analog conversions and the transmit and receive filtering necessary to interface a full duplex (4 wires) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system. They are intended to be used at the analog termination of a PCM line.

The following major functions are provided:

- Bandpass filtering of the analog signals prior to encoding and after decoding
- Encoding and decoding of voice and call progress information
- Encoding and decoding of the signaling and supervision information

## GENERAL OPERATION

### System Reliability Features

The combochip can be powered up by pulsing  $FS_X$  and/or  $FS_R$  while a TTL high voltage is applied to  $PDN$ , provided that all clocks and supplies are connected. The 29C16 and 29C17 have internal resets on power up (or when  $V_{BB}$  or  $V_{CC}$  are re-applied) in order to ensure validity of the digital outputs and thereby maintain integrity of the PCM highway.

On the transmit channel, digital outputs  $D_X$  and  $\overline{TS}_X$  are held in a high impedance state for approximately four frames (500 $\mu$ s) after power up or application of  $V_{BB}$  or  $V_{CC}$ . After this delay,  $D_X$  and  $\overline{TS}_X$  will be functional and will occur in the proper timeslot. The analog circuits on the transmit side require approximately 60

milliseconds to reach their equilibrium value due to the autozero circuit settling time.

To enhance system reliability,  $\overline{TS}_X$  and  $D_X$  will be placed in a high impedance state approximately 30 $\mu$ s after an interruption of  $CLK$ .

### Power Down and Standby Modes

To minimize power consumption, two power down modes are provided in which most 29C16/C17 functions are disabled. Only the power down, clock, and frame sync buffers, which are required to power up the device, are enabled in these modes. As shown in Table 3, the digital outputs on the appropriate channels are placed in a high impedance state until the device returns to the active mode.

The Power Down mode utilizes an external control signal to the  $PDN$  pin. In this mode, power consumption is reduced to the value shown in Table 3. The device is active when the signal is high and inactive when it is low. In the absence of any signal, the  $PDN$  pin floats to TTL high allowing the device to remain active continuously.

The Standby mode leaves the user an option of powering either channel down separately or powering the entire device down by selectively removing  $FS_X$  and/or  $FS_R$ . With both channels in the standby state, power consumption is reduced to the value shown in Table 3. If transmit only operation is desired,  $FS_X$  should be applied to the device while  $FS_R$  is held low. Similarly, if receive only operation is desired,  $FS_R$  should be applied while  $FS_X$  is held low.

### Fixed Data Rate Mode

Fixed data rate timing, which is 2910A and 2911A

Table 3. Power-Down Methods

Device Status	Power-Down Method	Typical Power Consumption	Digital Output Status
Power Down Mode	$\overline{PDN}$ = TTL low	5 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state within 10 $\mu$ s.
Standby Mode	$FS_X$ and $FS_R$ are TTL low	8 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state within 300 milliseconds.
Only transmit is on standby	$FS_X$ is TTL low	50 mW	$\overline{TS}_X$ and $D_X$ are placed in a high impedance state within 300 milliseconds.
Only receive is on standby	$FS_R$ is TTL low	50 mW	

compatible, is selected by connecting  $DCLK_R$  to  $V_{BB}$ . It employs master clock CLK, frame synchronization clocks  $FS_X$  and  $FS_R$ , and output  $TS_X$ .

CLK serves as the master clock to operate the codec and filter sections and as the bit clock to clock the data in and out from the PCM highway.  $FS_X$  and  $FS_R$  are 8 kHz inputs which set the sampling frequency.  $TS_X$  is a timeslot strobe/buffer enable output which gates the PCM word onto the PCM highway when an external buffer is used to drive the line.

Data is transmitted on the highway at  $D_X$  on the first eight positive transitions of CLK following the rising edge of  $FS_X$ . Similarly, on the receive side, data is received on the first eight falling edges of CLK. The frequency of CLK must be 2.048 MHz. No other frequency of operation is allowed in the fixed data rate mode.

### Variable Data Rate Mode

Variable data rate timing is selected by connecting  $DCLK_R$  to the bit clock for the receive PCM highway rather than to  $V_{BB}$ . It employs master clock CLK, bit clocks  $DCLK_R$  and  $DCLK_X$ , and frame synchronization clocks  $FS_R$  and  $FS_X$ .

Variable data rate timing allows for a flexible data frequency. It provides the ability to vary the frequency of the bit clocks, from 64 kHz to 2.048 MHz. The master clock is still restricted to 2.048 MHz.

In this mode,  $DCLK_R$  and  $DCLK_X$  become the data clocks for the receive and transmit PCM highways. While  $FS_X$  is high, PCM data from  $D_X$  is transmitted onto the highway on the next eight consecutive positive transitions of  $DCLK_X$ . Similarly, while  $FS_R$  is high, each PCM bit from the highway is received by  $D_R$  on the next eight consecutive negative transitions of  $DCLK_R$ .

On the transmit side, the PCM word will be repeated in all remaining timeslots in the 125  $\mu$ s frame as long as  $DCLK_X$  is pulsed and  $FS_X$  is held high. This feature allows the PCM word to be transmitted to the PCM highway more than once per frame, if desired, and is only available in the variable data rate mode.

### Precision Voltage References

No external components are required with the combochip to provide the voltage reference function. Voltage references are generated on-chip and are calibrated during the manufacturing process. These

references determine the gain and dynamic range characteristics of the device.

Separate references are supplied to the transmit and receive sections and each is trimmed independently during the manufacturing process. The reference value is then further trimmed in the gain setting op-amps to a final precision value. With this method the combochip can achieve the extremely accurate Digital Milliwatt Responses specified in the TRANSMISSION PARAMETERS, providing the user a significant margin for error in other board components.

## TRANSMIT OPERATION

### Transmit Filter

The input section provides gain adjustment in the passband by means of an on-chip operational amplifier. This operational amplifier has a common mode range of  $\pm 2.17$  volts, a maximum DC offset of 25 mV, and a typical open loop voltage gain of 20,000. Gain of up to 20 dB can be set without degrading the performance of the filter. The load impedance to ground (GRDA) at the amplifier output ( $GS_X$ ) must be greater than 10 kilohms in parallel with less than 50 pF. A DC path must be provided at  $VF_X1^+$ . The input op amp can only be used in the inverting mode as shown in Figure 3.

A low pass anti-aliasing section is included on-chip. This section typically provides 35 dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stop-band attenuation which fulfills the AT&T D3/D4 channel bank transmission specification and CCITT recommendation G.712. The 29C16 and 29C17 specifications meet or exceed digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 4.

A high pass section configuration was chosen to reject low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Even though there is high rejection at these frequencies, the sharpness of the band edge gives low attenuation at 200 Hz. This feature allows the use of low-cost transformer hybrids without external components.




Figure 3. Transmit Filter Gain Adjustment

**Encoding**

The encoder internally samples the output of the transmit filter and holds each sample on an internal sample and hold capacitor. The encoder then performs an analog to digital conversion on a switched capacitor array. Digital data representing the sample is transmitted on the first eight data clock bits of the next frame.

An on-chip autozero circuit corrects for DC-offset on the input signal to the encoder. This autozero circuit uses the sign bit averaging technique; the sign bit from the encoder output is long term averaged and subtracted from the input to the encoder. In this way,

all DC offset is removed from the encoder input waveform.

**RECEIVE OPERATION**

**Decoding**

The PCM word at the  $D_R$  lead is serially fetched on the first eight data clock bits of the frame. A D/A conversion is performed on the digital word and the corresponding analog sample is held on an internal sample and hold capacitor. This sample is then transferred to the receive filter.

**Receive Filter**

The receive filter provides passband flatness and stopband rejection which fulfills both the AT&T D3/D4 specification and CCITT recommendation G.712. The filter contains the required compensation for the  $(\sin x)/x$  response of such decoders. The receive filter characteristics and specifications will be within the limits shown in Figure 5.

**Receive Output Power Amplifiers**

A balanced output amplifier is provided in order to allow maximum flexibility in output configuration. Either of the two outputs can be used single ended (referenced to GRDA) to drive single ended loads. Alternatively, the differential output will drive a bridged load directly. The output stage is capable of driving loads as low as 300 ohms single ended or 600 ohms differentially.

Transmission levels are specified relative to the receive channel output under digital milliwatt conditions, that is, when the digital input at  $D_R$  is the eight-code sequence specified in CCITT recommendation G.711.

Table 4. Zero Transmission Level Points

Symbol	Parameter	Typ	Units	Test Conditions
OTLP1 <sub>X</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) $\mu$ -law	+2.76 +1.00	dBm dBm	Referenced to 600 $\Omega$ Referenced to 900 $\Omega$
OTLP2 <sub>X</sub>	Zero Transmission Level Point Transmit Channel (0dBm0) A-law	+2.79 +1.03	dBm dBm	Referenced to 600 $\Omega$ Referenced to 900 $\Omega$
OTLP1 <sub>R</sub>	Zero Transmission Level Point Receive Channel (0dBm0) $\mu$ -law	+5.76 +4.00	dBm dBm	Referenced to 600 $\Omega$ Referenced to 900 $\Omega$
OTLP2 <sub>R</sub>	Zero Transmission Level Point Receive Channel (0dBm0) A-law	+5.79 +4.03	dBm dBm	Referenced to 600 $\Omega$ Referenced to 900 $\Omega$

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias . . . . .	-10°C to +80°C
Storage Temperature . . . . .	-65°C to +150°C
V <sub>CC</sub> and GRDD with Respect to V <sub>BB</sub> . . . . .	-0.3V to 15V
All Input and Output Voltages with Respect to V <sub>BB</sub> . . . . .	-0.3V to 15V
All Input and Output Voltages with Respect to V <sub>CC</sub> . . . . .	-15V to +0.3V
Power Dissipation . . . . .	1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS**

(T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5V ± 5%, V<sub>BB</sub> = -5V ± 5%, GRDA = 0V, GRDD = 0V, unless otherwise specified)

Typical values are for T<sub>A</sub> = 25°C and nominal power supply values

**DIGITAL INTERFACE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
I <sub>IL</sub>	Low Level Input Current			10	μA	GRDD ≤ V <sub>IN</sub> ≤ V <sub>IL</sub> (Note 1)
I <sub>IH</sub>	High Level Input Current			10	μA	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage			0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 3.2 mA at D <sub>X</sub> , $\overline{TS}_X$
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> = 80 μA at D <sub>X</sub>
C <sub>OX</sub>	Digital Output Capacitance <sup>2</sup>		5		pF	
C <sub>IN</sub>	Digital Input Capacitance		5	10	pF	

**POWER DISSIPATION**

All measurements made at f<sub>DCLK</sub> = 2.048 MHz, outputs unloaded.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
I <sub>CC1</sub>	V <sub>CC</sub> Operating Current <sup>4</sup>		5.6		mA	
I <sub>BB1</sub>	V <sub>BB</sub> Operating Current		-5.6		mA	
I <sub>CC0</sub>	V <sub>CC</sub> Power Down Current		0.5		mA	PDN ≤ V <sub>IL</sub> ; after 10 μs
I <sub>BB0</sub>	V <sub>BB</sub> Power Down Current		-0.5		mA	PDN ≤ V <sub>IL</sub> ; after 10 μs
I <sub>CCS</sub>	V <sub>CC</sub> Standby Current		0.8		mA	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms
I <sub>BBS</sub>	V <sub>BB</sub> Standby Current		-0.8		mA	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms
P <sub>D1</sub>	Operating Power Dissipation <sup>3</sup>		70		mW	
P <sub>D0</sub>	Power Down Dissipation <sup>3</sup>		5		mW	PDN ≤ V <sub>IL</sub> ; after 10 μs
P <sub>ST</sub>	Standby Power Dissipation <sup>3</sup>		8		mW	FS <sub>X</sub> , FS <sub>R</sub> ≤ V <sub>IL</sub> ; after 300 ms

**NOTES:**

- V<sub>IN</sub> is the voltage on any digital pin.
- Timing parameters are guaranteed based on a 100 pF load capacitance. Up to eight digital outputs may be connected to a common PCM high-way without buffering, assuming a board capacitance of 60 pF.
- With nominal power supply values.
- V<sub>CC</sub> applied last or simultaneously with V<sub>BB</sub>.

**ANALOG INTERFACE, TRANSMIT CHANNEL INPUT STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$I_{BX1}$	Input Leakage Current, $V_{F_x} -$			100	nA	$-2.17V \leq V_{IN} \leq 2.17V$
$R_{IX1}$	Input Resistance, $V_{F_x} -$	10			M $\Omega$	
$V_{OSX1}$	Input Offset Voltage, $V_{F_x} -$			25	mV	
$A_{VOL}$	DC Open Loop Voltage Gain, $GS_x$	5000				
$f_c$	Open Loop Unity Gain Bandwidth, $GS_x$		1		MHz	
$C_{LX1}$	Load Capacitance, $GS_x$			50	pF	
$R_{LX1}$	Minimum Load Resistance, $GS_x$	10			k $\Omega$	

**ANALOG INTERFACE, RECEIVE CHANNEL DRIVER AMPLIFIER STAGE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$R_{ORA}$	Output Resistance, PWRO+, PWRO-		1		$\Omega$	
$V_{OSRA}$	Single-Ended Output DC Offset, PWRO+, PWRO-		75		mV	Relative to GRDA
$C_{LRA}$	Load Capacitance, PWRO+, PWRO-			100	pF	

**A.C. CHARACTERISTICS — TRANSMISSION PARAMETERS**

Unless otherwise noted, the analog input is a 0 dBm0, 1020 Hz sine wave.<sup>1</sup> Input amplifier is set for unity gain, inverting. The digital input is a PCM bit stream generated by passing a 0 dBm0, 1020 Hz sine wave through an ideal encoder. Receive output is measured single ended. All output levels are (sin x)/x corrected. Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply values. ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ;  $V_{CC} = +5V \pm 5\%$ ;  $V_{BB} = -5V \pm 5\%$ ; GRDA = 0; GRDD = 0; unless otherwise specified).

**GAIN AND DYNAMIC RANGE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response (Transmit gain tolerance)	-0.18	$\pm 0.04$	+0.18	dBm0	Signal input of 1.064 Vrms $\mu$ -law Signal input of 1.068 Vrms A-law $T_A = 25^\circ\text{C}$ , $V_{BB} = -5V$ , $V_{CC} = +5V$
EmW <sub>TS</sub>	EmW variation with Temperature and supplies	-0.07	$\pm 0.02$	+0.07	dB	$\pm 5\%$ supplies, 0 to $70^\circ\text{C}$ Relative to nominal conditions
DmW	Digital Milliwatt Response (Receive gain tolerance)	-0.18	$\pm 0.04$	+0.18	dBm0	Measure relative to 0TLP <sub>R</sub> . Signal input per CCITT Recommendation G.711. Output signal of 1000 Hz. $R_L = \infty$ $T_A = 25^\circ\text{C}$ ; $V_{BB} = -5V$ , $V_{CC} = +5V$ .
DmW <sub>TS</sub>	DmW variation with temperature and supplies	-0.07	$\pm 0.02$	+0.07	dB	$\pm 5\%$ supplies, 0 to $70^\circ\text{C}$

**NOTES:**

1. 0dBm0 is defined as the zero reference point of the channel for  $\mu$  law under test (0TLP). This corresponds to an analog signal input of 1.064 volts rms or an output of 1.503 volts rms.

**GAIN TRACKING**

Reference Level = -10dBm0

Symbol	Parameter	2916		2917		Unit	Test Conditions
		Min	Max	Min	Max		
GT1 <sub>x</sub>	Transmit Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.25$			dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
			$\pm 0.5$			dB	
			$\pm 1.2$			dB	
GT2 <sub>x</sub>	Transmit Gain Tracking Error Sinusoidal Input; A-law				$\pm 0.25$	dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0
					$\pm 0.5$	dB	
					$\pm 1.2$	dB	
GT1 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; $\mu$ -law		$\pm 0.25$			dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 Measured at PWRO+, R <sub>L</sub> = 300 $\Omega$
			$\pm 0.5$			dB	
			$\pm 1.2$			dB	
GT2 <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; A-law				$\pm 0.25$	dB	+3 to -40 dBm0 -40 to -50 dBm0 -50 to -55 dBm0 Measured at PWRO+, R <sub>L</sub> = 300 $\Omega$
					$\pm 0.5$	dB	
					$\pm 1.2$	dB	

**NOISE** (All receive channel measurements are single ended)

Symbol	Parameter	2916			2917			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
N <sub>XC1</sub>	Transmit Noise, C-Message Weighted			15				dBrncO	Unity Gain
N <sub>XP</sub>	Transmit Noise, Psophometrically Weighted						-75	dBm0p	Unity Gain
N <sub>RC1</sub>	Receive Noise, C-Message Weighted: Quiet Code			11				dBrncO	D <sub>R</sub> = 11111111
N <sub>RC2</sub>	Receive Noise, C-Message Weighted: Sign bit toggle			12				dBrncO	Input to D <sub>R</sub> is zero code with sign bit toggle at 1 kHz rate
N <sub>RP</sub>	Receive Noise, Psophometrically Weighted						-79	dBm0p	D <sub>R</sub> = lowest positive decode level
N <sub>SF</sub>	Single Frequency Noise End to End Measurement			-50			-50	dBm0	CCITT G.712.4.2 Measure at PWRO+
PSRR <sub>1</sub>	V <sub>CC</sub> Power Supply Rejection, Transmit Channel		-30				-30	dB	Idle channel; 200 mV P-P signal on supply; 0 to 50 kHz, measure at D <sub>x</sub>
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection, Transmit Channel		-30				-30	dB	Idle channel; 200 mV P-P signal on supply; 0 to 50 kHz, measure at D <sub>x</sub>
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection, Receive Channel		-25				-25	dB	Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO+, 0 to 50 kHz

**NOISE** (All receive channel measurements are single ended)

Symbol	Parameter	2916			2917			Unit	Test Conditions
		Min	Typ	Max	Min	Typ	Max		
PSRR <sub>4</sub>	V <sub>BB</sub> Power Supply Rejection, Receive Channel		-25				-25		dB Idle channel; 200 mV P-P signal on supply; measure narrow band at PWRO+, 0 to 50 kHz
CT <sub>TR</sub>	Crosstalk, Transmit to Receive			-71			-71		dB Input = 0dBm0, Unity Gain, 1.02 kHz, D <sub>R</sub> = lowest positive decode level, measure at PWRO+
CT <sub>RT</sub>	Crosstalk, Receive to Transmit			-71			-71		dB D <sub>R</sub> = 0dBm0, 1.02 kHz, measure at D <sub>X</sub>

**DISTORTION**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
SD1 <sub>X</sub>	Transmit Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2 (2916)	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD2 <sub>X</sub>	Transmit Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2 (2917)	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD1 <sub>R</sub>	Receive Signal to Distortion, $\mu$ -Law Sinusoidal Input; CCITT G.712-Method 2 (2916)	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
SD2 <sub>R</sub>	Receive Signal to Distortion, A-Law Sinusoidal Input; CCITT G.712-Method 2 (2917)	36			dB	0 to -30 dBm0
		30			dB	-30 to -40 dBm0
		25			dB	-40 to -45 dBm0
DP <sub>X</sub>	Transmit Single Frequency Distortion Products (29C16)			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
DP <sub>R</sub>	Receive Single Frequency Distortion Products (29C16)			-46	dBm0	AT&T Advisory #64 (3.8) 0 dBm0 Input Signal
IMD <sub>1</sub>	Intermodulation Distortion, End to End Measurement			-35	dB	CCITT G.712 (7.1)
IMD <sub>2</sub>	Intermodulation Distortion, End to End Measurement			-49	dBm0	CCITT G.712 (7.2)
SOS	Spurious Out of Band Signals, End to End Measurement			-25	dBm0	CCITT G.712 (6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G. 712 (9)
D <sub>AX</sub>	Transmit Absolute Delay		245		$\mu$ s	Fixed Data Rate, CLK <sub>X</sub> = 2.048 MHz; 0 dBm0, 1.02 kHz Input Signal, Unity Gain. Measure at D <sub>X</sub> .
D <sub>DX</sub>	Transmit Differential Envelope Delay Relative to D <sub>AX</sub>		170		$\mu$ s	f = 500 - 600 Hz
			95		$\mu$ s	f = 600 - 1000 Hz
			45		$\mu$ s	f = 1000 - 2600 Hz
			105		$\mu$ s	f = 2600 - 2800 Hz
D <sub>AR</sub>	Receive Absolute Delay		190		$\mu$ s	Fixed Data Rate, CLK = 2.048 MHz; Digital Input is DMW codes. Measure at PWRO+
D <sub>DR</sub>	Receive Differential Envelope Delay Relative to D <sub>AR</sub>		45		$\mu$ s	f = 500 - 600 Hz
			35		$\mu$ s	f = 600 - 1000 Hz
			85		$\mu$ s	f = 1000 - 2600 Hz
			110		$\mu$ s	f = 2600 - 2800 Hz



**TRANSMIT CHANNEL TRANSFER CHARACTERISTICS**

Input amplifier is set for unity gain, inverting.

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RX}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at $V_{FX1-}$
	16.67 Hz			-30	dB	
	50 Hz			-25	dB	
	60 Hz			-23	dB	
	200 Hz	-1.8		-0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.10	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-32	dB	




Figure 4. Transmit Channel

RECEIVE CHANNEL TRANSFER CHARACTERISTICS

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$G_{RR}$	Gain Relative to Gain at 1.02 kHz					0 dBm0 Signal input at $D_R$
	Below 200 Hz			+0.125	dB	
	200 Hz	-0.5		+0.125	dB	
	300 to 3000 Hz	-0.125		+0.125	dB	
	3300 Hz	-0.35		+0.03	dB	
	3400 Hz	-0.7		-0.1	dB	
	4000 Hz			-14	dB	
	4600 Hz and Above			-30	dB	




Figure 5. Receive Channel

**A.C. CHARACTERISTICS — TIMING PARAMETERS**
**CLOCK SECTION**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{CY}$	Clock Period, CLK	488			ns	$f_{CLK} = 2.048$ MHz
$t_{CLK}$	Clock Pulse Width, CLK	220			ns	
$t_{DCLK}$	Data Clock Pulse Width	220			ns	$64$ kHz $\leq f_{DCLK} \leq 2.048$ MHz
$t_{CDC}$	Clock Duty Cycle, CLK	45	50	55	%	
$t_r, t_f$	Clock Rise and Fall Time	5		30	ns	

**TRANSMIT SECTION, FIXED DATA RATE MODE<sup>1</sup>**


Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DZX}$	Data Enabled on TS Entry	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{DDX}$	Data Delay from CLK	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{HZX}$	Data Float on TS Exit	60		215	ns	$C_{LOAD} = 0$
$t_{SON}$	Timeslot X to Enable	0		145	ns	$0 < C_{LOAD} < 100$ pf
$t_{SOFF}$	Timeslot X to Disable	60		215	ns	$C_{LOAD} = 0$
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	

**RECEIVE SECTION, FIXED DATA RATE MODE**


Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{DSR}$	Receive Data Setup	10			ns	
$t_{DHR}$	Receive Data Hold	60			ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	

**NOTES:**

1. Timing parameters  $t_{DZH}$ ,  $t_{HZX}$ , and  $t_{SOFF}$  are referenced to a high impedance state.

**WAVEFORMS**
**Fixed Data Rate Timing**
**TRANSMIT TIMING**


**NOTE: ALL TIMING PARAMETERS REFERENCED TO  $V_{IH}$  AND  $V_{IL}$  EXCEPT  $t_{DZX}$ ,  $t_{SOFF}$  AND  $t_{HZX}$  WHICH REFERENCE A HIGH IMPEDANCE STATE**

**RECEIVE TIMING**


**NOTE: ALL TIMING PARAMETERS REFERENCED TO  $V_{IH}$  AND  $V_{IL}$ .**

**TRANSMIT SECTION, VARIABLE DATA RATE MODE<sup>1</sup>**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDX}$	Timeslot Delay from $DCLK_X^2$	140		$t_{DX} - 140$	ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{DDX}$	Data Delay from $DCLK_X$	0		100	ns	$0 < C_{LOAD} < 100$ pf
$t_{DON}$	Timeslot to $D_X$ Active	0		50	ns	$0 < C_{LOAD} < 100$ pf
$t_{DOFF}$	Timeslot to $D_X$ Inactive	0		80	ns	$0 < C_{LOAD} < 100$ pf
$t_{DX}$	Data Clock Period	488		1562	ns	
$t_{DFSX}$	Data Delay from $FS_X$	0		140	ns	

**RECEIVE SECTION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{TSDR}$	Timeslot Delay from $DCLK_R^3$	140		$t_{DR} - 140$	ns	
$t_{FSD}$	Frame Sync Delay	100		$t_{CY} - 100$	ns	
$t_{DSR}$	Data Setup Time	10			ns	
$t_{DHR}$	Data Hold Time	60			ns	
$t_{DR}$	Data Clock Period	488		1562	ns	
$t_{SER}$	Timeslot End Receive Time	0			ns	


**64 KB OPERATION, VARIABLE DATA RATE MODE**

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
$t_{FSLX}$	Transmit Frame Sync Minimum Downtime	488			ns	$FS_X$ is TTL high for remainder of frame
$t_{FSLR}$	Receive Frame Sync Minimum Downtime	1952			ns	$FS_R$ is TTL high for remainder of frame
$t_{DCLK}$	Data Clock Pulse Width			10	$\mu$ s	


**NOTES:**

1. Timing parameters  $t_{DON}$  and  $t_{DOFF}$  are referenced to a high impedance state.
2.  $t_{FSLX}$  minimum requirements overrides  $t_{TSDX}$  maximum spec for 64 kHz operation.
3.  $t_{FSLR}$  minimum requirements overrides  $t_{TSDR}$  maximum spec for 64 kHz operation.

VARIABLE DATA RATE TIMING



A.C. TESTING INPUT, OUTPUT WAVEFORM



**Note: See data sheet for latest specifications. Values given in this application note are for reference only, and were considered correct at the time of publication (Feb. 1982).**

February 1982

**Designing Second-Generation  
Digital Telephony Systems Using  
the Intel 2913/14  
Codec/Filter Combochip**

**Robert E. Holm**  
Telecom Technical Support

**John Huggins**  
Telecom Design Engineering

## 1.0 INTRODUCTION

This application note describes the features and capabilities of the 2913 and 2914 codec/filter combochips, and relates these capabilities to the design and manufacturing of transmission and switching linecards.

### 1.1 Background

The first generation of per line codecs (Intel 2910A/11A) and filters (Intel 2912A) economically integrated the analog-digital conversion circuits and PCM formatting circuits into one chip and the filtering and gain setting circuits into another chip. These two chips helped to make possible the rapid conversion to digital switching systems that has taken place in the last few years.

The second generation of Intel LSI PCM telephony components, the 2913/14 Combochip, extends the level of integration of the linecard by combining the codec and filter functions for each line on a single LSI chip. In the process of combining both functions, circuit design improvements have also improved performance, reduced external component count, lowered power dissipation, increased reliability, added new features, and maintained architectural transparency.

The 2913 and 2914 data sheet contains a complete description of both parts, including detailed discussions of each feature and specifications for timing and performance levels. This application note, in conjunction with the data sheet, describes in more detail how the new and

improved features help in the design of second-generation linecards first by comparing the two generations of components to see where the improvements have been made, and then by discussing specific design considerations.

### 1.2 Comparison of First- and Second-Generation Component Capabilities

The combochip represents a higher level of component integration than the devices it replaces and, because of the economics of LSI (replacing two chips with one), ultimately will cost significantly less at the component level. But comparison of the combochip block diagram with first-generation single-chip codec and filter reveals few major functional differences. Figure 1 compares the first-generation codec and filter chips to the combochip. Both provide rigidly specified PCM capabilities of voice signal bandlimiting and nonlinear companded A/D and D/A conversion. The first on-chip reference voltage was introduced in the 2910/2911 single-chip codecs and is included in the combochip. The provision of uncommitted buffer amplifiers for flexible transmission level adjustment and enhanced analog output drive was a feature of the now standard 2912 switched-capacitor PCM filter is available on the combochip. Likewise, independent transmit (A/D) and receive (D/A) analog voice channels which permit the two channels to be timed from independent (asynchronous) clock sources is common to the first- and second-generation devices. Finally, the ability to multiplex signaling bits on a bit-stealing basis from the digital side of the device has been duplicated on the combochip.




Figure 1. LSI Partitioning of Codec/Filter Functions




Data traffic-conscious systems manufacturers now provide dedicated codec, filter, and subscriber interface functions on a per-subscriber basis, which in turn puts intense cost pressures on these functions. The functional duplication of first-generation components addresses the needs of the system manufacturer who wants to cost reduce existing fixed-architecture system designs. Whereas the bulk of the system development costs (and time) are in the switching machine call processing and diagnostic software, the bulk of the production costs are in the high-volume linecards. The combochip addresses these cost pressures and defers the appetite for new integrated functions to a future gen-

eration of PCM components.

Figure 2 contains the block diagram of the 2913/14 combochip which illustrates not only the basic companding and filtering functions but also some of the changes and new features contained in the second-generation devices, such as internal auto zero, separate ADC and DAC for transmit and receive sections, respectively, precision gain setting (RCV section), and input/output registers for both fixed and variable data rates. Table 1 lists many of the features that are important to linecard design and performance. A direct comparison between first- and second-

**Table 1. Comparison between 2913/14 Combochip and the 2910A/11A/12A Single-Chip Codecs and Filters**

Features	2910A/11A plus 2912A	2913/14
Power <u>Operating</u>	280-310 mW	140 mW
Standby	33 mW	5 mW
Pins	38-40	20-24
Board Area Including Interconnects	Normalized = 1.0	0.33
Data Rates — Fixed	1,536, 1,544, 2,048 Mbps	Same
— Variable	None	64 Kbps → 2,048 Mbps
Companding Law — $\mu$ -Law	2910 + 2912	Strap Selectable
— A-Law	2911 + 2912	
PSRR <u>1 kHz</u>	30 dB	> 35 dB
> 10 kHz	Not Spec'd	> 35 dB
Gain Setting	Trim Using Pot Necessary	Precision Resistors Eliminate Trim Req.
Operating Modes <u>Direct</u>	yes	yes
Timeslot Assign	yes	no
On-Chip Vref	yes	yes
ICN — half channel improvement	15 dBrcO Transmit 11 dBrcO Receive	15 dBrcO Transmit 11 dBrcO Receive
S/D — half channel improvement	See Data Sheet	See Section 2.0
GT — half channel improvement	See Data Sheet	See Section 2.0
Power Down (Standby)	PDN Pin	Frame Sync Removal or PDN Pin
Signalling	2910-8th Bit	2914-8th Bit
Auto Zero	External	Internal
S & H Caps	External Transmit Internal Receive	Internal
Test Modes	None	Design Tests Manufacturing Test On-Line Operational Tests
Encoder Implementation	Resistive Ladder	Capacitive Charge Redistribution Ladder
Filter/Gain Trim	Fuse Blowing $\pm 0.2$ dB	Fuse Blowing $\pm 0.04$ dB



(a) Combochip Block Diagram

V <sub>BB</sub>	Power (-5V)	GS <sub>x</sub>	Transmit Gain Control
PWRO+, PWRO-	Power Amplifier Outputs	VF <sub>xI</sub> -, VF <sub>xI</sub> +	Analog Inputs
GS <sub>R</sub>	Receive Gain Control	GRDA	Analog Ground
PDN	Power Down Select	NC	No Connect
CLKSEL	Master Clock Frequency Select	SIG <sub>x</sub>	Transmit Signaling Input
LOOP	Analog Loop Back	ASEL	μ- or A-law Select
SIG <sub>R</sub>	Receive Signaling Bit Output	TS <sub>x</sub>	Timeslot Strobe/Buffer Enable
DCL <sub>R</sub>	Receive Variable Data Clock	DCL <sub>x</sub>	Transmit Variable Data Clock
D <sub>R</sub>	Receive PCM Input	D <sub>x</sub>	Transmit PCM Output
FS <sub>R</sub>	Receive Frame Synchronization Clock	FS <sub>x</sub>	Transmit Frame Synchronization Clock
GRDD	Digital Ground	CLK <sub>x</sub>	Transmit Master Clock
V <sub>CC</sub>	Power (+5V)	CLK <sub>R</sub>	Receive Master Clock

(b) Combochip Pin Names

Figure 2. Block Diagram of 2913/14 Combochip

generation products shows the significant improvement in the combochip both in performance levels and system flexibility.

## 2.0 DESIGN CONSIDERATIONS

The key point with the 2913/14 is that it will result in a linecard that performs better and costs less than any two-chip codec/filter solution. The lower cost results from many factors, as seen in Table 2. Both direct replacement costs and less tangible design and manufacturing time savings combine to yield lower recurring and nonrecurring costs. As an example, the wider margins to transmission specs and the higher power supply rejection ratios of the 2913/14 will both shorten the design time needed to build and test the linecard prototype and reduce the reject rate on the manufacturing line.

**Table 2. 2913/14 Factors which Lower the Cost of Linecard Design and Manufacturing**

- Lower LSI Cost (2914 vs. 2910/11 + 2912)
- Fewer External Components
- Less Board Area
- Shorter Design/Prototype Cycle
- Better Yields/Higher Reliability
- Lower Power/Higher Density

Part of the recurring cost of linecard production is the efficiency of the manufacturing line in turning out each board. This is measured in both parts cost and time. Average manufacturing time is strongly effected by the line yield, i.e., the reject rate reliability. A linecard using the 2913/14 has many labor-saving features, which also increases the *reliability* of the manufacturing process. Some of these features are detailed in Table 3.

The combination of fewer parameters to trim (gain, reference voltage, etc.), tolerance to wider power supply variations, and on-chip test modes make the linecard very manufacturable compared to first-generation designs.

Probably the most obvious improvement in linecard design based around the 2913/14 is the reduction in linecard PCB area needed compared to two-chip designs. The combination of the codec and filter into a single package alone reduced the LSI area by one-third. Table 4 shows many of the other ways in which board area is conserved. In general, it reduces to fewer components, more on-chip features, and layout of the chip resulting in an efficient board layout which neatly separates the analog and digital signals both inside the chip and on the board.

**Table 3. 2914 Factors which Increase Linecard Manufacturing Yields and Efficiency**

- Higher Reliability
  - Fewer connections & components
  - more integrated packaging
  - more margin to specs
  - lower power
  - NMOS proven process
  - Less sensitive to parameter variations
- Fewer Manufacturing Steps
  - no gain trimming
  - on chip Vref
  - wide power supply tolerance
  - on chip test modes
  - wide margins to specs

**Table 4. Design Factors for 2914 which Reduce Linecard PCB Area**

- Integrated Packaging
  - 2914 vs. 2910/11 + 2912 = 1/3 board area
  - 2913 takes even less space
- Fewer Interconnects/Components
  - codec/filter combined
  - on-chip reference voltage
  - on-chip auto zero
  - on-chip capacitors
  - no gain trim components
  - no voltage regulators
- Efficient Layout (Facilitates Auto Insertion,
  - analog/digital sections separated on chip
  - digital traces can cross under chip
  - two power supplies only
  - low power/high density

Table 5. 2913/14 Operating Mode Options Add Flexibility to Linecard Design

Option	Mode Control Pins	Results of Mode Selection	
		2914 (24 pin)	2913 (20 pin)
Companding Law	SIGX/ASEL	A-Law or $\mu$ -Law + Signalling	A-Law/ $\mu$ -Law, no Signalling
Power Down	PDN	Transmit & Receive Side Go To Standby Power (5 mW)	
	FS <sub>X</sub> & FS <sub>R</sub> Removed	Same (12 mW)	
	FS <sub>X</sub> Removed	Transmit Side Goes to Standby (110 mW)	
	FS <sub>R</sub> Removed	Receive Side Goes to Standby (70 mW)	
Data Rate	= V <sub>CC</sub> /GRDD/VBB DCLK <sub>R</sub> = VBB	1.536/1.544/2.048 Mbps in fixed data rate mode	
	= V <sub>CC</sub> /GRDD/VBB DCLK <sub>R</sub> = Clock	Variable Data Rate Mode from 64 Kbps to 2.048 Mbps, No Signalling	
Test Modes	LOOP = VCC	Implements Analog Loopback	No Loopback Capability
	PDN = VBB	Provides Access to Transmit Codec Through ASEL and TSX Pins	
	DR = VBB	Provides Access to RCV Filter Input at DCLK <sub>R</sub> and Transmit Filter Outputs at ASEL and TSX Pins	

Many of the factors discussed above—which result in efficient, cost-effective linecard designs—are discussed in more detail both in the 2913/14 data sheet and in the following sections of this note.

## 2.1 Operating and Test Mode Selection

A key to designing with the 2913/14 combo is the wide range of options available in configuring, either with strap options or in real time, the different modes of operation. The 2913 combochip (20 pins) is specifically aimed at synchronous switching systems (remote concentrators, PABXs, central offices) where small package size is especially desirable. The 2914 combochip (24 pins) has additional features which are most suitable for applications requiring 8th-bit signalling, asynchronous operation, and remote testing of transmission paths (e.g., channel banks). Once the specific device is selected, there is a wide range of operating modes to use in the card design, as seen in Table 5. This table lists the optional parameters and the pins which control the operating mode. The result of selecting a mode is listed for both the 2913 and 2914.

The purpose of offering these options is to ensure that the 2913/14 combo will accommodate any existing linecard design with architectural transparency. At the same time, features were designed in to facilitate design and manufacturing testing to reduce overall cost of development and production.

## 2.2 Data Rate Modes

Any rapid conversion scenario presumes that the combochip will fit existing system architectures (retrofit) without

significant system timing, control, or software modifications. To this end, two distinct user-selectable timing modes are possible with the combochip. For purposes of discussion, these are designated (a) fixed data rate timing (FDRT) and (b) variable data rate timing (VDRT).

FDRT is identical to the 2910/2911 codec timing in which a single high-speed clock serves both as master clock for the codec/filter internal conversion/filtering functions and as PCM bit clock for the high-speed serial PCM data bus over which the combochip transmits and receives its digitized voice code words. In this mode, PCM bit rates are necessarily confined to one of three distinct frequencies (1.536 MHz, 1.544 MHz, or 2.048 MHz). Many recently designed systems employ this type of timing which is sometimes referred to as burst-mode timing because of the low duty cycle of each timeslot (i.e., channel) on the time division multiplexed PCM bus. It is possible for up to 32 active combochips to share the same serial PCM bus with FDRT.

VDRT (sometimes referred to as shift register timing), by comparison, utilizes one high-speed master clock for the combochip internal conversion/filtering functions and a separate, variable frequency, clock as the PCM bit clock for the serial PCM data bus. Because the serial PCM data rate is independent of internal conversion timing, there is considerable flexibility in the choice of PCM data rate. In this mode the master clock is permitted to be 1.536 MHz, 1.544 MHz, or 2.048 MHz, while the bit clock can be any rate between 64 kHz and 2.048 MHz. In this mode it is possible to have a dedicated serial bus for each combochip or to share a single serial PCM bus among as many as 32 active combochips.

Thus, the two predominant timing configurations of pres-

ent system architectures are served by the same device, allowing, in many cases, linecard redesign without modification of any common system hardware or software. Additional details relating to the design of systems using either mode are found in section 3.0.

### 2.3 Margin to Performance Specifications

The combochip benefits from design, manufacturing, and test experience with first-generation PCM products on the part of the system manufacturer, component suppliers, and test equipment suppliers. The sub-millivolt PCM measurement levels and tens of microvolts accuracy requirements on the lowest signal measurements often result in tester correlation problems, yield losses, and excess costs for system and PCM component manufacturers alike. Thus additional performance margin built into the PCM components themselves will have its effect on line circuit costs even though the system transmission

specifications may not reflect the improved performance margin.

Half channel measurements have been made of the transmission parameters—gain tracking (GT), signal to distortion ratio (S/D), and idle channel noise (ICN).

**Gain Tracking**—Figure 3 shows the gain tracking data for both the transmit and receive sides of the combo using both sine wave testing (CCITT G712.11 Method 2) and white noise testing (CCITT G712.11 Method 1). The data shows a performance very nearly equal to the theoretically best achievable using both test techniques. End to end measurements, although not spec'd, also show a corresponding good performance with errors less than or equal to the sum of the half channel values.

**Signal to Distortion Ratio**—This is a measure of the system linearity and the accuracy in implementing the companding codes. Figure 4 shows the excellent perfor-





Figure 3. 2914 Half Channel Gain Tracking Performance Measurements for both Sine and Noise Testing



**Figure 4. 2914 Half Channel Signal to Distortion Ratio (S/D) Performance Measurements for both Sine and Noise Testing**

formance of the 2914 for both the transmit (A/D) and receive (D/A) channels using sine wave and noise testing. The margin is greater than 3 dB above the half channel spec which means that a larger error budget is available to the rest of the channel.

**Statistical Analysis**—A statistical analysis of G.T. and S/D measurements over many devices shows a very tight distribution, as seen in Figure 5. There are several consequences resulting from this highly desirable distribution: (1) the device performance is controllable, resulting in high yields, (2) the device circuit design is tolerant of normal process variations, thereby ensuring predictable production yields and high reliability, and (3) understanding of the circuit design and process fundamentals is clearly demonstrated—largely as a result of previous telephony experience with the Intel NMOS process.

**Idle Channel Noise**—The third transmission parameter is idle channel noise (ICN). Figure 6 gives half channel ICN measurements which show a substantial margin to specification.

**Power Supply Rejection**—Circuit innovation in the internal combochip design has resulted in significant improvements in power supply rejection in the 5 to 50 kHz range (Figure 7), and it is this frequency band which usually contains the bulk of the switching regulator noise. These higher frequencies, outside the audio range as they are, are not objectionable or even detectable in the transmit direction except to the extent that they alias into the audio range as a result of internal sampling processes in the transmit filter and A/D converter. Sampling techniques in the combochip minimize this aliasing. In the receive direction, excess high frequency noise which propagates onto the subscriber loop can interfere with signals in adjacent wires and is thus objectionable even without aliasing. The symmetrical true differential analog outputs of the combochip are an improvement from earlier designs which failed to maintain true power supply symmetry through the output amplifiers. Not only does the differential design improve transmission performance, but it also reduces the need for power supply bypass capacitors, thereby saving component cost on the linecard.




Figure 5. Statistical Analysis of Transmission Performance Showing Tight Distribution over many Devices

	WEIGHTING	ICN
A/D	C MESSAGE	15 dBmCO
D/A	C MESSAGE	11 dBmCO

Figure 6. 2914 Idle Channel Noise (ICN) Measurements

**Autozero**—The autozero circuit is contained completely on-chip. It automatically centers the signal/noise distribution at the encoder input. This ensures minimal ICN due to bit toggling and also maintains maximum sensitivity to the AC signals of interest.

## 2.4 Power Conservation

Figure 8 illustrates typical power consumption and office equipment dissipation for a resistive line biasing arrangement (with no loop current limiting) and for the per-line PCM components. It can be seen that overall line circuit power consumption and dissipation are strong functions of subscriber loop resistance, and are dominated by line biasing current regardless of loop length. It can also be seen that the combochip achieves significant reductions in PCM component contributions relative to both the 2910A/2912A and 2910/2912. Present residential traffic characteristics are such that the PCM components are active less than 10% of

the time, and in its low-power standby state, the combochip power dissipation drops to typically 5 mW as the line current (and dissipation) goes to its background on-hook leakage level of typically a few milliwatts (but for very leaky lines, as much as 50–500 mW).

The concern for linecard power consumption and dissipation is related both to the cost of providing power and to the system density problem involving convection heat removal from the linecards. Consequently, much recent line circuit development activity centers on elimination of the inefficient resistive line current feed both by current limiting in short loops and by more exotic and expensive per-line dc-dc converters. For both present-generation designs and cost-reduction redesigns, the typical combochip dissipation of 140 mW active/5 mW standby will allow system board packing density improvements and power supply cost reductions.

A closer look at the effect of loading (duty cycle) on the average power dissipation of a combochip is given in Table 6. Typical loading percents run as low as 5% for very large switching systems (thousands of lines) up to

Table 6. Typical Power Dissipation Per Line Using 2914 Combochip

	Duty Cycle	Power Dissipation
Central Office	5%	12 mW
PABX	15%	25 mW
Peak Hour C.O.	50%	73 mW
Channel Bank	100%	140 mW

100% in nonswitching applications such as channel banks. Clearly, the average power dissipation in a typical switch-

ing system is below 35 mW which facilitates board packing density and cost of power considerations.




Figure 7. Wideband 2914 Power Supply Rejection Ratio (PSRR)




Figure 8. Line Circuit Power Consumption and Dissipation Curves



## 2.5 Elimination of Gain Trim in the Line Circuit

Four resistors—R1-R4 of Figure 9—on the transformer side of the PCM components are used to establish appropriate transmission levels at the PCM components and are, at first glance, equivalent in the two cases. However, a significant reduction in linecard manufacturing costs associated with individual line trim (or mop-up) is possible with the combochip. The need for this trim is dictated by system gain contrast specifications which typically require that the line-to-line gain variation shall not exceed 0.5 dB, which translates to 0.25 dB for each (transmit and receive) channel. Table 7 shows that the

major portion of this gain variation has previously been in the nominal insertion loss of the PCM filter and in the uncertainty of the reference voltage of the codec. With this cumulative 0.15 dB uncertainty in the PCM components themselves, the system manufacturer had no choice but to resort to the cost and manufacturing complexity of the active trim. The combochip, however, can be trimmed during its manufacture to a nominal tolerance of  $\pm 0.04$  dB which includes uncertainties in both the filter and codec voltage reference functions. This leaves 0.21 dB uncertainty to variations in the other line circuit elements and to temperature and supply variations.

The variation in combochip gain with supply and temperature has also been improved to allow as low as




Figure 9. Schematics of the Codec/Filter Function and the 2/4 Wire Hybrid Transformers

Table 7. Gain Trim Budget for Codec/Filter Functions

Device	Manufacturing Uncertainty (Initial)	$\Delta T$ $\Delta$ Supplies	Total	Variation* Budget for Other Components
2910	$\pm 0.1$	$\pm 0.1$		
2912	$\pm 0.05$	$\pm 0.05$		
	$\pm 0.15$	$\pm 0.15$	$\pm 0.3$ dB	0 dB
2914	$\pm 0.04$	$\pm 0.08$	$\pm 0.12$ dB	$\pm 0.13$ dB

\*Assumes 0.5 dB end to end gain contrast specification.

0.08 dB variation over supplies and temperature so that more than half the system specification could be reserved for transformer, wiring, and resistor uncertainties. This possibility of using fixed precision gain trim components and abandoning the active trim holds the potential for simplification and cost reduction of the line board manufacturing process.

## 2.6 Power Up/Down Considerations

**Power Supply Sequence**—There are no requirements for a particular sequence of powering up the combochip. All discussions of power up or power down timing assume that both  $V_{CC}$  and  $V_{BB}$  are present.

**Power Up Delay**—Upon application of power supplies, or coming out of the standby power down mode, three circuit time constants must be observed: (1) digital signal timing, (2) autozero timing, and (3) filter settling. An internal timing circuit activates  $SIG_R$ ,  $D_X$ , and  $TS_X$  approximately two to three frames after power up. Until this time,  $SIG_R$  is held low and the other two signals are in a tri-state mode. During this time,  $SIG_X$  will have no effect on the PCM output.

**Power Down Modes**—These modes are described in detail in Table 3 of the 2913/14 data sheet except for a fail-safe mode in case  $CLK_X$  is interrupted. If this should happen, both  $D_X$  and  $TS_X$  go into the tri-state mode until the clock is restored. This ensures the safety of the PCM highway should the interrupted clock be a local problem.

## 3.0 OPERATING MODES

There are three basic operating modes that are supported by the 2913/14: fixed data rate timing (FDRT), variable data rate timing (VDRT), and on-line testing.

### 3.1 Fixed Data Rate Mode

The FDRT mode is described in some detail in both section 2.2 of this note and in the 2913/14 data sheet. In addition, Intel Application Note AP-64 (Data Con-

version, Switching, and Transmission using the Intel 2910A/2911A codec and 2912 PCM filter) also describes the basics of using the fixed data rate mode for first-generation codecs and filters which is essentially the same as for the 2913/14 second-generation combochip.

### 3.2 Variable Data Rate Mode

The VDRT mode is described in some detail both in section 2.2 and in the 2913/14 data sheet. This section focuses on two design aspects: (1) the advantage of clocking data on the rising and falling edges of the clock for transmit and receive data, respectively, and (2) making the 2913/14 transparent in previously designed systems (a retrofit, cost reduction redesign).

**Clock Timing**—The 2913/14 is ideally set up to transmit and receive data, using the same clock, with no race conditions or other marginal timing requirements. This is accomplished by transmitting data on the rising edge of the first clock pulse following the data enable pulse  $FS_X$  and receiving data on the falling edge of the clock which is directly in the middle of the  $D_X$  data pulse. Several manufacturers use leading edge timing for both transmit and receive requiring an inversion of the receive clock.

Figure 10 shows the transmit and receive clock and data timing for an entire time slot of data. A closer look at the timing functions is given in Figure 11 which looks specifically at the first clock cycle after the transmit data enable  $FS_X$ .

According to the 2913/14 data sheet, the frame sync/data enable  $FS_X$  must precede the clock ( $DCLK_X$ ) by at least  $T_{tsdx}$  or nominally 15 nsec for that clock pulse to be recognized as the first clock pulse in the time slot. In actuality, the 2914 will allow  $FS_X$  to lag up to 80 nsec the  $DCLK_X$  rising edge and recognize it as the first clock pulse in a 2.048 MHz system.

Once  $FS_X$  has reached  $V_{IH}$  of about 2 volts, the  $D_X$  output will remain in the tri-state high-impedance mode for




Figure 10. Variable Data Rate Timing for an Entire Time Slot

$T_{don}$  or about 35 nsec longer. It then comes out of tri-state and will represent some data which is invalid until the valid data is available  $T_{DDX}$  or about 75 nsec (100 nsec worst case) after the clock rising edge. This means there is about 90 nsec of invalid data after the tri-state mode. At this point there is valid data on the  $D_x$  highway that lasts for approximately one full clock cycle.

Since the  $D_x$  highway is tied directly to the  $D_r$  highway in digital loopback, the valid data above is now available to the receive channel with some propagation delay. The receiver is only interested in the data for about a 50 nsec (110 nsec worst case) window centered about the falling edge of the  $DCLK_r$  clock which occurs about half a clock cycle from the  $FS_r$  rising edge. The window width is equal to the data set-up time,  $T_{dsr}$ , plus the clock fall time,  $T_f$ , plus the data hold time,  $T_{dhr}$ . Information at any other time on the  $D_r$  highway falls into the DON'T CARE category.

**Retrofitting the 2913/14**—Several switching/transmission systems have been designed using first-generation codecs which operate at data rates from 64 Kbps to 2.048 Mbps. In addition, they may have been designed using the rising clock edges for both transmit and receive data.

Other aspects of these older designs could be relative skewing between the sync pulses (Data Enable) and the clock pulses in such a way that the sync pulse occurs after (Lags) the first clock pulse rising edge. All of these conditions can be easily handled using the variable data rate timing mode of the 2913/14 plus some simple external logic. By the addition of this logic, the 2913/14 becomes transparent to the older design thereby allowing an upgrade in performance while having no impact on backplane wiring or on system control hardware/software. In addition, many of the features of the 2913/14 may be incorporated, such as the test modes, which provide additional capabilities beyond those available in the original design and at a lower cost.

The circuit diagram in Figure 12 shows the maximum amount of additional random logic that could be necessary to make the 2913 or 2914 completely transparent at the linecard level (no impact on backplane wiring or timing). The inverter on  $DCLK_r$  inverts all the receive clocks for each linecard. This inverter is only needed if (1) the transmit and receive clocks are inverted at the system/backplane level (as opposed to the linecard level) and (2) the previous design used only rising (or falling) edges to clock the transmit/receive data.




Figure 11. Waveform Timing Diagrams for the 2913/14

### 3.3 On-Line Test Modes

Two modes are available which permit maintenance checking of the linecard up to the SLIC/combochip interface, including the PCM highways and time slot interchanges. Tests include time slot-dependent error checking. The two test modes are called "redundancy testing" and "analog loopback." These test modes are described in detail in section 4.3.

### 4.0 MULTIMODE TEST CAPABILITIES

The 2913/14 was designed with every phase of design, manufacturing, and operation taken into consideration. In particular, several test modes have been implemented within the device with essentially no increase in the package size or pin count. These test modes fall into three

categories: design/prototype tests, manufacturing tests, and on-line operation tests; see Table 8.

### 4.1 Design/Prototype Testing

In the design of a linecard prototype or in the qualification of a device, it is often helpful to have direct access to the internal nodes at key points in the LSI system. Some manufacturers even dedicate pins specifically for this function. The Intel 2913/14 approach was to reduce cost by using multifunction pins and smaller packages to achieve




Figure 12. Circuit Diagram Showing Connections Needed to Retrofit the 2913/14 into Existing Variable Data Rate Systems

Table 8. Multimode Testing for Each Level from Design to On-Line Operation

<ul style="list-style-type: none"> <li>• Design/Prototype Testing             <ul style="list-style-type: none"> <li>—Direct access to transmit codec inputs</li> <li>—Direct access to the receive filter input and the transmit filter differential outputs</li> </ul> </li> <li>• Manufacturing Tests             <ul style="list-style-type: none"> <li>—Standard half channel tests for combined codec/filters</li> <li>—Filter response half channel measurements</li> </ul> </li> <li>• Operation On-Line Tests             <ul style="list-style-type: none"> <li>—Analog loopback for testing PCM and codec analog highways</li> <li>—Redundancy checks with repeatable <math>D_x</math> outputs</li> </ul> </li> </ul>
--

this goal. Measurements through these multipurpose pins will typically yield full device capability against performance specifications, however *these measurements are not included in the device specifications*. This is done for two reasons: first, to save manufacturing cost by eliminating unnecessary tests and specifications, and, second, more cost effective manufacturing test techniques are available, as discussed in section 4.2.

Table 9 gives the input control pin values and the corresponding functions assigned to the key test pins on the 2914 for the design test modes.

**Transmit Codec (Encoder)**—The transmit filter can be bypassed by directly accessing the differential input of the transmit encoder with an analog differential drive signal. Table 9 shows the control pin voltages and the input pins for this test. This test mode permits DC testing of the encoder which is otherwise blocked by the AC coupling (low frequency reject filter) of the transmit filter.

**Transmit and Receive Filter**—Table 9 shows the control values that permit access to the differential outputs of the transmit filter and the single-ended input to the receive filter. The voltage difference between the transmit filter outputs represents the filtered output that will be

Table 9. 2914 Test Functions and Control Inputs for the Design Test Modes

Input		Pin Function (24-Pin Ver.)			Test Function
PDN	DR	Pin 9 DCLK <sub>R</sub>	Pin 17 TSX/DCLK <sub>X</sub>	Pin 18 SIGX/ASEL	
O-V <sub>CC</sub>	O-V <sub>CC</sub>	DCLK <sub>R</sub>	TSX/DCLK <sub>X</sub>	SIGX/ASEL	Normal Operation
V <sub>BB</sub>	O-V <sub>CC</sub>	—	+VFX	-VFX	Encoder
O-V <sub>CC</sub>	V <sub>BB</sub>	VFRI	+VFX0	-VFX0	RCV, XMIT Filter

Note: The terms used above are defined as:

±VFX = Encoder Input  
 ±VFX0 = XMIT Filter Output  
 VFRI = RCV Filter Input

encoded. By driving VF<sub>XI</sub> (single ended or differentially), the transmit filter response is obtained as a differential output. The final stage is the 60 Hz reject filter which is a switched capacitor filter sampled at an 8 kHz rate. When measured *digitally* (after the encoder), the filter characteristic is obtained directly; however, when measured in analog, a  $\sin\left(\frac{\omega T}{2}\right) / \frac{\omega T}{2}$  correction factor must be included.

The input to the receive filter first passes through a sample and hold. This is necessary to simulate the  $\sin\left(\frac{\omega T}{2}\right) / \frac{\omega T}{2}$  characteristic that results from the decoder D/A output. The net result is a filter characteristic that can be compared directly to the specifications.

**Start-up Procedure for Test Modes**—To place the 2913/14 in the test mode it is first necessary to operate the device for a few msec in normal operation. Then V<sub>BB</sub> can be applied to the control pins to select the desired test access.

## 4.2 Production Testing

While it may be convenient for the designer to have access to both the filter and the codec inputs and outputs during the design or evaluation phase, the final product will always use the filter and codec circuits together with all signals passing through both on the way to or from the PCM highways. It therefore makes sense to perform all manufacturing measurements with the device configured in its normal operating mode, i.e., all measurements should be complete filter/codec half channel measurements. This approach not only tests the combo as it will actually be used, but also saves time and money by eliminating separate measurements and correlation exercises to determine the full half channel performance.

Since the transmission specifications of S/D, gain tracking, and ICN all require measurements which are “in-band” or “filter independent,” the codec functions can be easily tested using conventional half channel measurement equipment. The apparent difficulty arises in trying to fully

measure the filter characteristics beyond the half sampling frequency of 4 kHz. In fact, this is not really a problem with today’s computer-based testing plus an understanding of the sampled data process which is discussed below under “Filter Testing.”

## ENCODER/DECODER TESTING

Transmission specifications are AC-coupled in-band measurements when using either CCITT G.712.11 methods 1 & 2 (white noise testing and sinusoidal testing, respectively) or AT&T Pub 43801 (Sinusoidal Testing). The noise testing uses a narrowband of flat noise from 300 to 500 Hz to drive the filter/codec (either in analog or the equivalent digital sequence for the transmit/receive channels, respectively). The resulting harmonic products are used to determine S/D. Likewise, gain tracking is also determined from this signal input. Sinusoidal testing uses a tone at 1.020 kHz for S/D measurements and gain tracking measurements. Idle channel noise measurements require the combined filter/codec since it has long been shown that separate measurements of filters and codecs are difficult to relate to the combined measurement (usually there is no specific relationship because of the non-linear properties of the encoder/decoder operations). Typically the frequency response of ICN measurements is primarily determined by the weighting filter (either C message or psophometric, which are both AC-coupled, bandpass type filters).

The conclusion is that combined filter/codec testing in no way limits the measurement of half channel transmission parameters of S/D, G.T., or ICN.

## FILTER TESTING

Testing the filter response, of the transmit and receive channels presents two separate test situations which, in some ways, are mirror images of one another. With the transmit side, signals may be introduced at any frequency to test the filter response. At the output of the filter, the resulting signals are sampled at 8 kHz and digitized resulting in a sequence of PCM words representing the

samples of the filtered input signal. On the receive side, a digital PCM sequence of samples representing the driving signal is converted to an analog signal by the decoder and can be measured at the filter output in analog form.

**Sampling Process**—In both cases of testing the filter, the signal eventually is in a sampled form. Since the sampling rate is fixed at 8 kHz, all signals must be represented below 4 kHz (half the sampling frequency). This means that the PCM bit stream can only represent signals at frequencies below 4 kHz. If a signal above 4 kHz is sampled, those samples appear exactly as if the signal was at a frequency mirror imaged about 4 kHz. Two examples include signals at 5 kHz and 7 kHz which will result in samples that look like signals of 5 - 8 kHz = 3 kHz and 7 - 8 kHz = 1 kHz, respectively.

Conversely, the sampling process produces replicas (aliasing) of the sampled signal around multiples of the sampling frequency. Therefore, if two signals are introduced digitally representing 1 kHz and 2 kHz, there will also be frequency components located at 8 kHz = ±1 kHz and 8 kHz = ±2 kHz, and so on for all multiples of 8 kHz. Thus it is possible to generate frequencies at arbitrary values after sampling by controlling the frequency of each signal within the 4 kHz input band regardless of whether it is in analog or PCM.

When an analog signal is sampled, the frequency components generated are all of the same amplitude as the corresponding input spectral components. Therefore, on the transmit side, measurements made from the PCM data will have a throughput gain of unity except where components are superimposed (e.g., a 4 kHz input signal will have an alias component at 4 kHz which may double the amplitude at 4 kHz when the two components are combined).

When an analog signal is reconstructed from digital samples, it goes through a sample and hold stage which has the effect of imposing a weighting function on the resulting spectral components that is represented by

$$\text{Sinc} \left[ \frac{\omega T}{2} \right] = \frac{\text{Sin} \left( \frac{\omega T}{2} \right)}{\frac{\omega T}{2}}$$

where  $\omega$  is the actual spectral component frequency going into the filter, and T is the width of the hold pulse at the decoder output. For the 2913/14, the analog output is held the full sample period of 125  $\mu$ sec (1/8000 Hz) so that a frequency component at  $f_t$  will have a weighting of

$$w = \left( \frac{8000}{\pi f_t} \right) \text{Sin} \left[ \frac{\pi f_t}{8000} \right]$$

**Transmit Filter Test Approach**—Two approaches can be used for half channel testing of the transmit filter

characteristic: (1) input analog test frequencies and perform an FFT on the corresponding PCM samples that are generated to determine spectral frequencies and amplitudes at the codec output, or (2) use an “ideal” D/A converter on the PCM samples to convert the digital data back to analog so that the spectral amplitudes and frequencies can be determined using analog circuits such as spectrum analyzers or filter banks. In either case, the effects of sampling will be the same. Figure 13 shows two spectral diagrams of amplitude versus frequency. The top diagram represents the locations of nine test frequencies corresponding to the seven specified frequencies in the 2913/14 data sheet plus a component at 7 kHz and one at 10 kHz. The bottom figure shows the “equivalent” spectral component locations when carried in the PCM bit stream. As an example, frequency #8 is located at 7 kHz. The corresponding PCM frequency is seen in the lower figure at 1 kHz. Note also that the analog component at 9 kHz (see #8\*) would also generate the 1 kHz component in the PCM data.

To test the filter, the desired test frequencies are introduced in analog to the filter input in such a way that there is no confusion as to where the resulting component will be after sampling (i.e., don't simultaneously put in 1 kHz and 7 kHz since both of these inputs result in a 1 kHz component in the PCM data). Then, using either technique (FFT or analog) mentioned above, measure the amplitude of the corresponding sampled component. The




Figure 13. Spectral Properties of the Filter Test Frequencies in Analog and PCM

difference between that amplitude and the input amplitude represents the filter attenuation *at the frequency of the input signal*. So, if the input signal was at 7 kHz, the FFT will determine the amplitude of the corresponding 1 kHz signal. The amplitude change relative to the input will represent the filter attenuation at 7 kHz.

**Receive Filter Test Approach**—In this case, the PCM test signals can be generated directly from digital circuits or by going through an “ideal” A/D (companded) to generate the PCM samples. Since these samples represent frequencies below the half sampling rate, Figure 12(b) now represents the input signals and 12(a) the output, but with one significant difference—a  $\text{Sinc}[\pi f_1/8000]$  weighting function is imposed on all the frequency components because of the decoder sample and hold output. At the filter output, the spectral component amplitudes will include the effect of the filter response *and* the weighting function measured at the actual test frequency. The receive filter includes a compensation network for the weighting function in its passband. Therefore, inside the passband (300 Hz to 3.4 kHz) the measured amplitudes should be compared directly to the data sheet specifications. Frequencies outside the passband must be compensated for the weighting function first to determine the true filter response.

**Summary of Filter Testing**—Table 10 lists the nine test frequencies shown in Figure 12 for both the transmit and receive filter testing. For each filter test, the input frequency (analog or PCM), measurement frequency, and test circuit gain is tabulated corresponding to the desired test frequency. The various weighting values are easily handled by computer-based test equipment since the inverse weighting function can be stored in the computer and applied to each measured amplitude as appropriate.

### 4.3 Operational On-Line Testing

Two test modes are available which facilitate on-line testing to verify operation of both the combochip and the entire switching highway network. The first is simply the capability to duplicate the same  $D_X$  transmission in multiple PCM time slots (redundancy checking), and the second is the analog loopback capability which allows the testing of a call completion through the entire PCM voice path including the time slot interchange network.

**Redundancy Checking**—A feature of the 2913/14 is that the same 8-bit PCM word can be put on the  $D_X$  highway in multiple time slots simply by holding the frame sync/data enable ( $FS_X$ ) high and continuing to supply clock pulses ( $CLK_X$  or  $DCLK_X$ ). If the data enable was held high for multiple time slots, each time slot would have identical data in it. By routing this data through the PCM highways, time slot interchanges, etc., and then correlating the data between time slots, it would be possible to detect time slot-dependent data errors. When this test mode is used, no other data will be generated for the transmit highway until the frame sync returns low for at least one full clock cycle.

**Analog Loopback**—The 2914 (2913 does not have this feature) has the capability to be remotely programmed to disconnect the outside telephone lines and tie the transmit input directly to the receive output to effect analog loopback within the combo chip. This is accomplished by setting the LOOP input to  $V_{CC}$  (TTL high). The result is to disconnect  $VF_{X1+}$  and  $VF_{X1-}$  from the external circuitry and to connect internally  $PWRO+$  to  $VF_{X1+}$ ,  $GS_1$  to  $PWRO-$ , and  $VF_{X1-}$  to  $GS_X$  (see Figure 14).

With this test set up, the entire PCM and analog trans-

Table 10. Filter Response Testing Input/Output Frequencies and Amplitude Gain Schedule

Test Freq.	Transmit			Receive		
	Input Freq.	Measured Freq.	Amp Weighting	Input Freq.	Measured Freq.	Amp Weighting
1	200	200	1	200	200	1
2	300	300	1	300	300	1
3	3000	3000	1	3000	3000	1
4	3300	3300	1	3300	3300	1
5	3400	3400	1	3400	3400	1
6	4000	4000	0 to 2	4000	4000	0 to 2
7	4600	4600	1	3400	4600	$\text{Sinc} \left[ \frac{4600 \pi}{8000} \right]$
8	7000	7000	1	1000	7000	$\text{Sinc} \left[ \frac{7000 \pi}{8000} \right]$
9	10000	10000	1	2000	10000	$\text{Sinc} \left[ \frac{10000 \pi}{8000} \right]$



mission path up to the SLIC can be tested remotely by assigning a PCM word to a time slot that is read by the combo being tested. This data is converted to analog and passed out of the receive channel. It is taken as input by the transmit channel where it is filtered and re-

digitized (encoded) back to PCM. The PCM word can now be put on the transmit highway and sent back to the remote test facility. By comparing the PCM data (individually or as a series of codes) the health of that particular connection can be verified.




Figure 14. Simplified Block Diagram of 2914 Combochip in the Analog Loopback Configuration

## SLD INTERFACE SPECIFICATION

The Subscriber Line Datalink is a three wire interface for synchronous data transfer between master and slave devices. Four full duplex time-multiplexed 64 kbps channels are supported on a serial ping-pong link. Each channel transfers a byte of data every 125  $\mu$ s.

The SLD interface was developed primarily for telecommunications applications, where 8 kHz synchronous data transfers are the norm. It provides a standardized physical interface for the transfer of circuit switched voice and data, signalling, and control channels to and from the individual subscriber circuits, physically (but not logically) isolating the interface to the per-line components from the system backplane, which is often a proprietary arrangement. This allows a large selection of different subscriber devices to be produced economically, with a standard interface, and connected to the backplane through a linecard controller, or interface controller.

### INTERFACE DESCRIPTION

The three wires of the SLD interface consist of a data clock (SCL), a data direction signal (SDIR), and a ping-pong data lead (SLD). The data clock and direction signals can be common to all slave devices connected to the interface controller. A separate SLD line is connected to each slave device. The slave devices on this interface receive the clock signals from the controller, and only drive the data line when so indicated by the direction signal. The controller generates both the SDIR direction signal and the SCL data clock, which are derived from the system clock.

The SLD line itself supports a 512 kbps rate, as defined by the SCL clock. The data on this line is formatted as 32 bits of receive (towards slave) data and 32 bits of transmit (from slave) data. This pattern is repeated at an 8 kHz rate, with the direction of transmission being defined by the 8 kHz SDIR signal. When SDIR is high, data is transferred to the slave device, and when SDIR is low, data is transferred back to the master. Hence, the SDIR signal has a duty cycle of approximately 50%. The transmit and receive direction data is further divided into eight bytes, four transferred in each direction. The effective data rate over the SLD interface is 256 kbps in each direction. Because all SLD lines handled by a controller share the same direction signal, these separate

links are all synchronous. The exact use of the data channels on the SLD is determined by the devices connected to it.

### USE OF THE SLD BY THE IATC 29CX FAMILY OF COMPONENTS

The SLD interface provides the data link to the per-line components of the 29CX family. The iATC 2952 linecard controller operates as an SLD master, and controls eight SLD interface lines. The 2952 can assign timeslots to the first two bytes of data in each direction and thus route this data to or from either of the two TDM backplane highways it supports. These bytes are typically used for subscriber voice and/or circuit switched data. The remaining two bytes in each direction can be used for commands, configuration data, signalling, status, or additional subscriber data, depending on the devices using the SLD. The 2952 routes data to/from the third and seventh bytes through its bidirectional FIFO, or via the  $\mu$ P port, and these channels are usually used for control. The fourth and eight bytes are stored intermediately in holding registers by the 2952, and are typically used for signalling information.

Figure 1 shows the SLD configuration in the analog subscriber case, when the 2952 is connected to the 29C51. The first and fifth bytes (channel A) represent the primary voice channel, and route the PCM voice byte between the backplane and the 29C51 via the linecard controller. The second and sixth bytes (channel B) contain PCM data to support the secondary analog channels of the 29C51, and three party conferencing. The third byte is used as a control channel to program the features of the 29C51, while the seventh byte can be used to read back, or verify, this control information. The fourth and eighth bytes are used to transport signalling information to and from the 29C51. The SLD link provides an efficient means of routing all this information between the 29C51 com-bos and the linecard controller.

The SLD approach extends to support digital subscriber components as well. The first two bytes in each direction support voice/data information (B1- and B2-channels of the CCITT model). The remaining two bytes in each direction are used for control, status, and data (D-channel) as needed for the appli-




Figure 1. SLD for the Analog Subscriber Case

cation. In a terminal application the SLD can be used to interface the digital transceiver to an SLD combo to provide voice capability. It can also function as a general serial data port for access to data carried in the B1-, B2-, or D-channels.

**SLD TIMING**

The duty cycle of the 512 kHz SCL clock is typically 50%. However, because this signal is usually derived from the system clock, it may not be practical to generate a 50% duty cycle. For example, the 2952 gen-

erates a 33% duty cycle clock if the system clock is 1.536 MHz (24 timeslot systems). All slave devices built to interface to the SLD should accept duty cycles of from 30% to 70%.

A special case exists for systems with a 1.544 MHz clock. It is not possible to derive a 512 kHz SCL clock from this system clock. For this case, SCL is allowed to have an instantaneous bit rate of 514.67 kHz, with a stretched clock cycle inserted to achieve a 512 kbps average over the 125 μs frame. This stretched clock cycle may occur as the last clock of the frame, or as the first clock of the frame (see Figure 2).




Figure 2.

**GENERAL SLD TIMING SPECIFICATION**

Following is a general SLD timing specification which can be used as a guideline in the design of SLD master or slave devices. It allows for data reception

by the master on rising or falling edges of SCL and for data reception by the slave on falling edges, and if adhered to, is compatible to all currently existing SLD standard Intel components.




Figure 3. General SLD Timing

## General SLD Timing

Symbol	Parameter	Min	Typ	Max	Unit
T <sub>DSM</sub>	Data Setup Time, Master <sup>1</sup>	150			ns
T <sub>DHM</sub>	Data Hold Time, Master <sup>1</sup>	0			ns
T <sub>DSS</sub>	Data Setup Time, Slave	200			ns
T <sub>DHS</sub>	Data Hold Time, Slave	150			ns
T <sub>DOFF1</sub>	SDIR To Slave Data High Z			50	ns
T <sub>DON1</sub>	SDIR To Master Data On	70			ns
T <sub>DOFF2</sub>	Master Data High Z To SDIR	20			ns
T <sub>DON2</sub>	SDIR To Slave Data On	0			ns
T <sub>DIRR</sub>	SCL To SDIR Rising Edge <sup>2</sup>	-150		100	ns
T <sub>DIRFR</sub>	SCL Rising Edge To SDIR Falling Edge <sup>2</sup>	-150			ns
T <sub>DIRFF</sub>	SDIR Falling Edge To SCL Falling Edge <sup>2</sup>	200			ns
	SCL Duty Cycle <sup>5</sup>	30	50	70	%
	SCL Frequency <sup>3</sup>		512	514.7	kHz
	Rise and Fall Times, All Signals			50	ns
	SDIR Period		125		μs

- Notes:**
- 1) SLD master can receive on falling or rising edges.
  - 2) It is the responsibility of the master to control SDIR properly to allow reception of data at SLD turn-around points. The T<sub>DIR</sub> times above do not guarantee data reception on both rising and falling edges.
  - 3) SCL may be 514.7 kHz (instantaneous) for 1.544 MHz system clocks. However, not all slave devices will accept this. Refer to the timing for the specific slave devices the master will interface with. SCL must have 64 pulses per SDIR cycle in any case.
  - 4) To calculate capacitive load for SLD, SDIR, or SCL for a given master or slave device, determine the number of inputs and outputs which will be connected to the signal, and multiply by 15 pF. Then add another 20 pF.
  - 5) Not all slave devices will accept this duty cycle range. Refer to the timing for the specific slave devices the master will interface with.

# Two programmable ICs enhance line-card functionality

Besides handling subscriber-line interface tasks, this chip pair takes over such responsibilities as time-slot assignment

by Fred H. Cherrick and Bhupendra K. Ahuja, *Intel Corp., Chandler, Ariz.*

□ In a major step toward the fully integrated telecommunications line card, two complementary-MOS integrated circuits will make possible computer control of the card's functions. The iATC 29C51 provides coding and decoding between subscriber-line and pulse-code-modulated signals, filtering, and hybrid balancing—all on a single chip. As well as being programmable, it includes a number of capabilities ordinarily requiring much additional discrete circuitry. Complementing this IC is an advanced line-card controller, the iATC 29C52, which gives the card extra intelligence to manage the increased number of lines and the additional functions made available by a higher level of integration.

These two chips are the first of a family aimed at realizing the concept of an integrated-services digital network, or ISDN (see "Making phone calls digital end to end: the ISDN," opposite). Their programmability brings important control functions down to the line-card level from the central switching office. Programmability also makes possible such new features as automated testing of the line-card functions.

In today's analog network, the Borscht (for battery feed, overvoltage protection, ring generation, supervision, codec, hybrid impedance balancing, and testing) functions (Fig. 1) make up the requirements for a line circuit in a digital switch. This circuit has generally been built with discrete devices, transformers, and in some cases, test relays. However, the obvious benefits of integration have already produced single-chip codec-filters.

Recent developments have shown that the BOR func-


tions of battery feed, overvoltage protection, and ringing can be effectively integrated in bipolar technology. Also, the functions of supervision, hybrid impedance balancing, and testing are being implemented as single C-MOS chips.

The 29C51 (Fig. 2) goes beyond these chips by including all the features available in standard codec-filter and impedance-balancing chips, plus extra capabilities aimed at improving system efficiency. The extra capabilities can be categorized as feature control, a secondary voice or data channel, and signaling. Feature control refers to the ability of the 29C51 to be managed by commands originating in system software and is achieved by making key functions user-programmable, such as gain adjustments, loop-back testing, and impedance balancing. The secondary channel can be used for many purposes, including conferencing and telemetry. Signaling is the routing of status information concerning individual subscriber lines, such as hook condition, dialing, and ring detection.

## The need for impedance balancing

Because of the high voltages on the two-wire subscriber line and the requirement for separate receive and transmit digital channels, transformers are used to convert signals to the four-wire transmission level. But because mismatched impedances can affect transformer coupling, a hybrid impedance-balancing circuit is needed between two-wire analog subscriber loops in a four-wire transmission system where separate wire pairs are assigned for the transmit and receive directions.

In a two-to-four-wire system, there is almost unity



1. **Line-card archetypal.** Subscriber-line interfaces have used discrete or MSI circuits to implement the battery feed, overvoltage protection, ring generation, supervision, codec-filter, hybrid balancing, and testing (the Borscht functions). Two VLSI chips perform the tasks as highlighted.

## Making phone calls digital end to end: the ISDN

The advent of large-scale integrated circuits has sparked an explosion in distributed data processing. Although less evident to the user, this development is also causing major changes in telecommunications networks. For distributed computing to continue spreading, enhanced telecommunications capabilities must be developed in the form of a true end-to-end digital communications network. Work on a unified definition of such a network is under way in committees of the International Telecommunications Union and the 1980s are expected to be the beginning of ISDN—the integrated-services digital network.

Although the ISDN concept is not set in concrete, several requirements for handling voice and data in public and private networks are becoming evident. As is true of most business and consumer markets, costs determine the growth rate of enhanced services, so LSI technology will play an important role in the development of a practical digital network.

Also, because an enormous analog telecommunications network is already installed, it is likely that ISDN will evolve rather than develop rapidly, even if a standard is developed. In the U.S., American Telephone & Telegraph Co. has proposed a plan to provide service with alternate voice and data transmission, capable of 56-kilobit-per-second bidirectional data rates over a single subscriber line. AT&T has

also proposed an analog-based simultaneous voice and data service with a 4.8-kb/s data rate. However, many European telecommunications authorities want to implement a fully digital 144-kb/s service consisting of two 64-kb/s voice or data channels and a 16-kb/s signaling or voice-and-data channel.

Other considerations of ISDN involve control structure, interchangeability of terminal equipment, and system signaling. In this environment, the components must be designed to support multiple capabilities when possible. Currently, nearly all public switching is analog, with digital transmission used to increase channel efficiency. The transmission of data requires special routing and handling in this network impeding the full benefits of a simultaneous voice-and-data ISDN. As the network becomes increasingly digital, including subscriber-line local loops, the ISDN becomes less difficult to switch and maintain and its benefits less costly. To hasten this conversion, LSI component solutions must be flexible enough to provide telecommunications services for both network architectures.

The IATC family is this type of solution. The diagram shows how such a conversion of analog to digital subscriber lines will be accommodated by the addition of future IATC components aimed at providing digital formatting in the phone terminal equipment.

coupling between the two wires in the transmitting direction and the two on the receiving side. However, there can be undesirable coupling of signals from the receiving to the transmitting direction. This coupling results in an echo to the calling party if the loop impedance is significant enough to unbalance the two-to-four-wire hybrid. The intent of the balancing is to improve the return loss from the receive to transmit direction.

The 29C51 includes the two-to-four-wire conversion with software-programmable balancing so that return loss can be optimized for various subscriber-line conditions. This programmability is better understood by looking at the specific conditions needed for a subscriber line to be balanced and have a low return loss.

If the receive side of a hybrid balancing network has an output impedance of  $Z_o$ , and the two-wire side presents a load impedance of  $Z_i$ , the two-wire subscriber signal is given by:

$$V_s = (Z_i/Z_o + Z_i)V_r$$

where  $V_r$  is the subscriber signal and  $V_s$  is the receive signal. Since two-to-four-wire transmit-direction coupling is almost unity, the transmit signal is given by:

$$V_t = (Z_o/Z_o + Z_o)V_r$$

where  $Z_o$  is the balancing impedance. To cancel this receive signal from the transmit direction, a balance network composed of  $Z_a$  and  $Z_b$  are used to produce the balance signal:

$$V_b = (Z_a/Z_o + Z_b)V_r$$

The two-to-four-wire conversion is achieved by subtracting  $V_b$  from  $V_t$  with a perfect cancellation happening when  $Z_b = Z_a$ . From the perspective of the switch, the subscriber loop's impedance,  $Z_i$ , is highly variable,


due to such factors as different loop lengths and wire gauges. However, because it is impractical to make balance impedances equally variable, hybrid balance can only be approximated by a discrete network,  $Z_a$  and  $Z_b$ , to achieve an allowable system return loss.

The 29C51 provides the three most commonly used test balancing networks: some systems may also use them as the regular balancing networks. These three common networks have been integrated in a switched-capacitor-filter configuration, and their output is subtracted from the transmit signal. The user may choose any of them under software control.

To meet varying requirements for two-to-four-wire conversion, two pins have been provided with which a user can also connect custom balance networks and still perform the signal subtraction on chip. These pins are provided because the subscriber loops fall into basically two categories—short and long, or loaded and unloaded, loops. The user can choose between these two external balancing networks under software control.

The 29C51 has another feature to bring circuits into even better balance: impedance interpolation between the two external balancing networks. Interpolation makes it possible to achieve much better return loss for loops falling within the limits of the external networks.

The interpolation network produces an effective transfer function of  $\alpha H_1(f) + (1-\alpha) H_2(f)$  where  $H_1(f)$  and  $H_2(f)$  are transfer functions of the two external balancing networks, and  $\alpha$  is the interpolation coefficient. The user can set  $\alpha$  to 1.0, 0.75, 0.5, 0.25 or 0 under software control and produce a wide range of return-loss characteristics (Fig. 3) using only the two



networks to serve the extremities of loop conditions.

Gain levels for receive and transmit functions in the 29C51 can be adjusted in less than a millisecond and are dynamically controllable within software constraints. Programmable analog and digital loop-back modes are designed to automate as much of the test function as possible. In analog loop-back, a PCM byte can be decoded into analog form and encoded into digital form to provide a response byte that the system can compare with the original transmission. In digital loop-back, an analog input to the primary or secondary line can be encoded, transferred to the receive input, and decoded to return the signal in the primary analog channel. Both features are useful for a variety of test functions associated with line quality and balancing.

Along with its primary voice channel, the 29C51 has a secondary channel for a simultaneous information sig-


ing different PCM words for on or off conditions to the 29C51. One such application of this feature is in controlling power-load peaking for utilities.

### Secondary-channel uses

The secondary channel also can provide conference calling. In this mode, it is instructed to add a second analog signal following the decoding of the primary voice channel so these signals can then be filtered together. This valuable conferencing tool can be expanded through iterations of the process in different line circuits and in specific conferencing circuits.

However, no input band-limiting filters or output-smoothing filters are present on the 29C51 for this secondary channel. Therefore, either the user must provide this filtering off chip or else limit the applications of the secondary channel to carrying signals having less than a 4-kHz bandwidth.

The secondary channel can also be used in remote loop testing where the battery voltage or the loop current is a dc variable to be monitored



**2. Software-switched functions.** To set programmable functions such as attenuation, hybrid impedance balancing, loop-back testing, and primary or secondary channel selection, users of the IATC 29C51 send control commands to on-chip registers over a serial port. Gain and impedance balance values may also be established externally.

nal. This feature may be used in many different applications, such as telemetry, teleconferencing, remote loop testing, and control. The channel actually provides two secondary analog inputs (SAI), which can be encoded in a differential or single-ended mode as an 8-bit  $\mu$ -law or A-law companded PCM word at an 8-kilohertz sampling rate. On the receive side, a secondary analog output (SAO) is provided, which is the decoded value of the received 8-bit PCM control data.

Applications such as reading power and water meters or other narrow-bandwidth analog signals can be sampled at 8 kHz by the 29C51 encoder and the digitized words sent to a central processing location. Similarly, the SAO can be used to control electrical appliances by send-

**3. Interpolated impedance range.** The 29C51 has an impedance-balancing feature with which a wide variety of values can be obtained by interpolating between fixed minimums and maximums set externally. Values of  $\alpha$  equal to 1 and 0 yield the external balance values; fractional  $\alpha$  values produce a better balance over the frequency spectrum.



**4. Complex control made simple.** Connection of eight subscriber lines to pulse-code-modulated transmission highways and their signaling channels is made easy in the iATC 29C52 line-card controller by compiling HDLC commands on chip. A content-addressable memory reduces control overhead by assigning time slots automatically.

as a secondary analog input. The encoded values of the voltage or current can be processed to determine if a loop requires a voltage boost. The desired values can be sent as a PCM word to the 29C51 on the secondary channel, and the decoded value from the SAO can be a control input to the line card to allow adjustment of the battery voltage.


The secondary channel can also detect the on- or off-hook signal. The loop current is a good monitor of this signal, which can be encoded at a SAI, thus simplifying the signaling overhead of a subscriber-line interface circuit. Similarly, the ringing tone can be sent as digitized PCM words, which when decoded at the SAO can be used to control the ringing frequency and amplitude in a particular subscriber circuit. This ability can save considerable amounts of discrete circuitry most line cards include to perform the signaling functions: identifying and controlling subscriber-loop conditions such as ringing, and on- or off-hook.

The 29C51 uses a simple communications link between its ports and a line-card controller. This configuration reduces the digital interface requirements for synchronous receive and transmit operation from 13 connections to the digital backplane for timing and data in current codec-filters to three pins in the 29C51—the bidirectional data lead, a clock, and the data direction signal.

The chip also is equipped with a set of dedicated signaling pins to link with line hardware that performs the BOR functions. The pins will work with advanced single-chip BOR circuits such as one described by Harris Corp. at the International Solid State Circuits Conference last month. With such a chip, the subscriber-line circuitry is reduced to two ICs.

Until recently, subscriber-line control, supervision, and PCM-interface functions have been implemented with standard logic and programmable read-only memories. In private branch exchanges, replacement of logic components by a microprocessor has already become commonplace, while in central-office switches, this trend has only just begun. A major advantage of the software-driven structure of a microprocessor-based line card is that it lends itself to advanced analog telephony and future enhanced services.

The presence of line-card intelligence provides another opportunity for distributed control in the switching system. Software development, a major portion of system design cost, can also be made more efficient through



modularization. The modularization of the software can be repeated in hardware design, giving flexibility that promotes cost-effective modules with different levels of voice or voice-and-data service.

With much of the control function integrated and an on-chip high-level-protocol interface, the 29C52 (Fig. 4) represents the continuation of the trend to flexible, intelligent line cards. As a dedicated large-scale integrated line-card controller, it provides distributed control by exploiting the capabilities of the 29C51.


### Exchanging signals

The controller IC has a subscriber-line interface operating synchronously with up to eight 29C51 chips on a single card. This interface provides an exchange of primary voice signal, secondary-channel data, feature-control information, and signaling status between each line circuit and the network controller. The exchange occurs every PCM frame simultaneously for all subscribers.

The chip's backplane interface connects the line card to the switching-system backplane. Two bidirectional PCM voice and data highways can be addressed, and these will operate at standard PCM rates with 24 to 64 time slots per direction for each 125-microsecond frame.

The 29C52 also has two signaling and control highways, with one channel active at any one time. Each signaling highway is configured with a PCM highway to form a line group. The signaling highways use a modified high-level data-link control protocol at the same speed as the PCM highways. All HDLC protocol control and response is carried out by the 29C52, including processing a variety of automatic responses regarding simultaneous reception, transmission errors, and address recognition.

The serial control structure in the HDLC protocol can



**5. Microprocessor control flow.** In smaller systems or where HDLC is not desired, a microprocessor can control the 29C52 through a direct-memory-address port. The associated routine follows a simple loop between the system backplane and the chip's control registers.

provide for fewer interconnections and has fewer signals to drive around the system than would a parallel-bus configuration. Moreover, a serial structure will cost less and present fewer noise problems.

Some of the penalties involved in this approach have been lessened with the 29C52 because the 4-MHz data rate helps to alleviate the bandwidth constraint inherent in serial channels. Also, the potential for errors in the serial structure is lessened with the HDLC protocol, which is compiled and interpreted by the 29C52. Acknowledgment requirements, error checking, and contention resolution between the two channels are HDLC features that improve data reliability.

The 29C52 accepts incoming HDLC-formatted commands for setting up voice calls. The opening and closing flag are standard formats. The address includes a 7-bit 29C52 identifier and a single control bit. The standard HDLC control byte is utilized only for bit 7, the poll-final response bit. The auxiliary control byte indicates the type of message in the information bytes and includes a reserved field to indicate the subscriber unit number. The feature-control commands follow and include receive and transmit highway and time-slot assignments. The cyclic redundancy error-checking code follows.

Each byte of information (FC<sub>1</sub> to FC<sub>n</sub>, including the time-slot-assignment bytes) would be placed in a message first-in, first-out memory on the 29C52. As each frame passes, a feature-control command byte is sent out to the 29C51 of the appropriate subscriber line, and its time-slot data is sent to the correct location in the on-chip content-addressable memory.

The importance of reliability in system control links

cannot be underestimated. The use of the HDLC protocol is a good start toward this goal since it can provide a response acknowledgment, as well as its own internal CRC code for error checking. In the event that one of the 29C52's line groups is disrupted, an external controller or line-card logic can switch all traffic to the functioning group, thereby identifying the problem channel.

Switching between the HDLC links has other important consequences for reliability. Duplicate and redundant modes can be used separately or together to provide single or double redundancy in control communications. When these modes are combined with the testing capability of the 29C51, automatic diagnostic testing and self-maintenance can become very comprehensive.

The voice-call setup can also be completed from the microprocessor port by following a simple program flow (Fig. 5). The microprocessor backplane command register (MBC) contains a bit used as an indication that a valid address byte is about to be located in the address register. The feature-control byte is placed in the microprocessor input/output buffer (MIOB) and is transferred once each frame to the feature-control register for that subscriber. After the byte has been transferred, the MIOB ready bit appears in status register 1, indicating that the previous byte has been transferred. After all bytes have been transferred, the frame-synchronization bit in the MBC register is cleared, and the processor can proceed.

The asynchronous portion of the 29C52 links its interface sections and provides the interface with a PBX microprocessor. The linking with synchronous circuitry occurs through the registers supporting receive and transmit information for the subscriber-line circuits.

### Handling control data


Also, the IC has an instruction decoder for control information, which requires transmission to the subscriber circuits. This information includes both feature-control information and receive and transmit time-slot assignment for all channels. The instruction decoder also communicates the signaling command or status between the line circuits and the group controller at the other end of the signaling and control highways.

The microprocessor interface is designed with a full-feature multiplexed-bus interface, interrupt capability, and direct-memory-access request and acknowledge signals. With added circuitry controlling tone-key dialing to the line card, a 29C52 combined with an 8051 microprocessor could provide a complete switching function. In such an application, the system designer can determine the line features managed by the line-card processor because all status reports and control functions can also be supplied by a network processor on the serial HDLC control highways.

The 29C52 is addressed through a 7-bit location, which either can be set on its pins if no local processor is used or can be stored in an identification register on chip. The controller will then respond to that identification within the HDLC destination address. Driven by control software from either a remote group controller or a local processor, the chip is totally flexible concerning calling features, intercom capability, line lock-out, and system test and maintenance features. □



March 1983



Intel is developing a family of advanced telephony line-interface circuit components which give OEM's an evolutionary growth path toward an all-digital network. These new VSLI devices fit into system architectures which are flexible enough to support both analog and digital subscriber lines.

These components are based on the following design philosophy:

- Integrate as much of the low-voltage, per-line functions of the analog line circuit as is cost effective.
- Support an all-serial backplane bus architecture for digital TDM highways, signaling and control buses, and line-card addressing.
- Add a wide variety of per-line features to the normal BORSCHT functions for the analog line circuit.
- Make analog and digital subscriber line circuit cards plug-compatible in a line equipment shelf.
- Allow all system transmission, signaling, and control buses to serve analog and/or digital subscriber lines, or analog trunks, interchangeably.
- Provide a graceful upgrade path from today's analog telephone service to future digital voice/data services by allowing a common system hardware design using distributed control.
- Retain compatibility with international transmission, signaling and control standards as they evolve.

The first two members of the family, the 29C51 Feature Control Combo and the 2952 Line Card Controller are described in this document. Future members of the family will provide digital subscriber capability for both private and public network switching systems in a manner compatible with CCITT standards for the ISDN.

The analog line card partitioning shown in Figure 1 illustrates the generalized interfaces of both components. The 29C51, plus the SLIC functions, provide the familiar BORSCHT functions. When the 2952 functions are added, the analog line interface circuit functions are complete. The digital line interface has a similar architecture.

The combined use of the 29C51 and 2952 for analog line cards provides all of the PCM encoding, decoding, filtering, multiplexing, line card addressing and feature control functions associated with the analog line circuit. The 2952 handles all digital data transfers between the line-group TMD highways and the 29C51's. Each 2952 line card controller can be slaved or supported by a local microprocessor.




Figure 1. Analog Line Card

## iATC 29C50A FEATURE CONTROL COMBO

- External and User Programmable Transmit and Receive Gain
  - Programmable Internal and External Hybrid Balance Network Select
  - Programmable Analog, Digital, and Subscriber Loopback
  - Programmable  $\mu$ /A-Law Select
- Flexible Signaling Interface
  - Pin Selectable Channel A or B Operation on the SLD Interface
  - Three Party Conferencing
  - Low Power Consumption

The Intel iATC 29C50A Feature Control Combo is an advanced user-programmable, fully integrated PCM Codec with transmit/receive filters fabricated in CHMOS technology. This technology allows the 29C50A to provide excellent transmission performance while achieving low power consumption.

The 29C50A supports the analog subscriber with a variety of added per-line features to the normal BORSCHT functions associated with the analog line circuit. Some of these features include programmable transmit and receive gain, on-chip or custom hybrid balancing network selection and interpolation, a flexible signaling interface, and programmable  $\mu$  or A-Law conversions. Additionally, the 29C50A can operate on either the A or B channel of the SLD interface, allowing two combos to be connected to one SLD link.

The 29C50A is intended for use with the 2952 Integrated Line Card Controller in digital switching applications. The 2952 handles the transfer of voice, feature control, and signaling information between the backplane and up to 16 29C50A combos. The 29C50A is also suited for use in ISDN terminal applications.




Figure 1. Pin Configuration




Figure 2. Block Diagram

**Table 1. Pin Names**

VFX	Analog Input	SDIR	Subscriber Direction
VFR +, VFR -	Analog Output	TG1, TG2	Transmit Gain Adjust
GNDD	Digital Ground	GSR	Receive Gain Adjust
GNDA	Analog Ground	EBN1, EBN2	External Balance Network
V <sub>CC</sub>	Power (+5V)	SIGX1	Transmit Signaling Input
V <sub>BB</sub>	Power (-5V)	SIGR1, R2	Receive Signaling Output
SCL	Subscriber Clock	SIGA, B, C, D	Programmable Transmit/ Receive Signaling Lead
SLD	Subscriber Data Link		

**Table 2. Pin Description**


Symbol	Function
VCC	Most positive supply; input voltage is +5V ±5%.
VBB	Most negative supply; input voltage is -5V ±5%.
GNDA	Analog ground return line. Not internally connected to GNDD.
GNDD	Digital ground return line. Not internally connected to GNDA.
VFX	Analog voice input to transmit channel.
TG1	Inverting input to transmit gain adjusting op-amp. Feedback point for external gain adjusting resistor network up to 10k ohm.
TG2	Output of the transmit gain adjusting op-amp. Will drive external gain adjusting resistor network up to 10k ohm.
VFR +	Non-inverting output of the power amplifier. Capable of directly driving transformer hybrids or high impedance loads either single ended or differentially.
VFR -	Inverting output of power amplifier. Capable of directly driving transformer hybrids or high impedance loads either single ended or differentially.
GSR	Input to receive gain setting circuit. An external resistor network connected between VFR - and VFR +, and GSR sets the receive channel gain from 0dB to -9.54dB. Connecting GSR to GNDA will set the gain at -6.02dB.
EBN1	Input for the first external balance network.
EBN2	Input for the second external balance network.
SCL	Subscriber clock. Supplied by the 2952 line card controller, this is a 512 kHz, 50% or 33% duty cycle clock. Input will accept TTL levels.

Symbol	Function
SDIR	Subscriber direction signal and frame sync. When high, SLD becomes an input and data is transferred from the 2952 to the 29C50A. When low, the output buffer on the 29C50A SLD pin is enabled and data is transferred from the 29C50A to the 2952. Input will accept TTL levels.
SLD	Subscriber data link. A 512kbps bi-directional serial data port, which is clocked by SCL. SLD becomes a TTL compatible input when SDIR is high and an output capable of driving one TTL load when SDIR is low.
SIGX1	Transmit signaling input. Data present at SIGX1 is latched by an internal signal preceding the falling edge of SDIR and is serially transferred on SLD during the transmit signaling byte. TTL compatible.
SIGR1 SIGR2	Receive signaling outputs. Data received serially on SLD during the receive signaling byte is latched on these outputs during the following byte. Capable of driving one TTL load.
SIGA SIGB SIGC SIGD	Programmable signaling pins in default mode. If the appropriate bit in the feature control memory is set high (either SIGDA, SIGDB, SIGDC, or SIGDD), the corresponding pin will become a receive signaling output, like SIGR(n). If the bit in the feature control memory is set low, the corresponding pin will become a transmit signaling input, like SIGX1. Inputs will accept TTL level inputs, and outputs can drive one TTL load. During channel A/B operation, the programmable signaling pins SIGA, SIGB, and SIGC take on different functions. If SIGA is connected to VBB, channel A operation is selected, and SIGB functions as an output only. If SIGB is tied to VBB, channel B operation is selected, and SIGA functions as an output only. SIGC becomes a transmit only pin for both channel A and channel B operation. SIGD remains programmable.

**FUNCTIONAL DESCRIPTION**

The 29C50A is a combined channel filter and PCM codec for use on analog line interface circuit boards in a digital telecommunications switching system. This device resides between the circuitry which provides the "BORSHT" functions for a given line, and the shared line board controller. It provides the transmit and receive voice-path filtering and companded analog-to-digital and digital-to-analog conversions necessary to interface a full duplex (4-wire) voice telephone circuit with the PCM highways of a time division multiplexed (TDM) system.

In the default mode (neither SIGA nor SIGB tied to VBB), all features of the 22-lead 29C50A are identical to those of the 28-lead 29C51 except for the number of signaling pins and the secondary channel capabilities. There are 7 signaling channels available on the 29C50A, configured as one transmit, two receive, and four programmable for either direction. There are no secondary analog inputs or outputs on the 29C50A; however, three-party conferencing is available. The 29C50A can alternatively be operated in the channel A or B mode, in which case two 29C50A's can share one SLD link.



**Figure 3. Analog Linecard**

**SLD Interface**

The 29C50A is intended for use with the 2952 Line Card Controller which manages the transfer of all voice, feature control and signaling data to and from the Feature Control Combo and the system backplane. The interface between the two consists of just three leads, two of which are clock signals and the third a unique serial bus for communication. Up to sixteen 29C50A feature control combos per line card can be controlled by one 2952, all sharing common clock signals, SCL and SDIR. The SLD interface is shown in Figure 4.

The subscriber direction (SDIR) lead provides an 8 kHz signal which divides each frame into transmit and receive halves. During the first half when SDIR is high (RCV half-cycle), data is transmitted from the 2952 to the 29C50A and in the second (XMIT half-cycle) transfer is from the 29C50A back to the 2952. Frame synchronization and all internal timing for the digital circuitry is derived from the rising edge of the SDIR signal.

The subscriber clock (SCL) input generated by the 2952 is a fixed 512 kHz clock signal allowing 64 bits (8 bytes) of data to be transferred on the SLD lead






Figure 4. 29C50A/2952 Interface

during each 125  $\mu$ sec frame. Depending on 2952 master clock frequency, the SCL duty cycle can be either 50% or 33%.

The subscriber data link (SLD) is a bi-directional serial bus that transfers eight bytes of serial data to and from the 29C50A each frame. During the first half of each frame, RCV channel information is transferred to the 29C50A in four bytes consisting of channel A voice, channel B voice, feature control, and signaling information. Similarly during the second half-cycle, four bytes of XMIT channel information are sent to the 2952. The MSB (bit 7) of each byte is sent first on the SLD. After the last valid signaling bit is transmitted to the 2952, the bus is placed in a high impedance state for at least one SCL clock cycle to prevent data contention on the bus. (See FCB #6— Signaling Register.)

Upon power supply application and clocks SCL and SDIR applied, the 29C50A will automatically enter the power down state. During the transmit half-cycle (29C50A talking to the 2952) a code of all ones will be sent to the controller during the channel A or B byte depending upon the selected mode. The 29C50A SLD pin will be placed in a high impedance state during the unused channel.

### Channel A/B Operation

The 29C50A can use either channel A or channel B on the SLD interface for transfer of PCM voice. This allows two 29C50A combos to share a single SLD link, allowing up to sixteen combos to be controlled by one 2952 line card controller. The channel A/B mode is selected with the SIGA and SIGB pins. If SIGA is connected to VBB, the 29C50A will use channel A, and if SIGB is connected to VBB, the 29C50A will use channel B. If neither pin is connected to VBB, the 29C50A will operate identically to the 29C51 Feature Control Combo, except for the lack of secondary analog channels. Connecting both SIGA and SIGB to VBB is not allowed. Operation of the combo on the SLD interface is shown in Figure 5.

When programming the 29C50A, the least significant bit (last bit transmitted) of the first control byte of a programming frame selects the 29C50A which will accept this and all following bytes of the frame. Only the LSB of this first framing byte is used as a channel select bit. It is latched until the next framing byte (00 or 01 header) is received in the feature control channel. If this bit is a zero, the channel A combo will accept the programming data, and if this bit is a one, the channel B combo will accept the data. Only the selected combo will echo back the programming data.




Figure 5. SLD Data Format in "A/B Operation"

Similarly, when verifying the feature control memory of the 29C50A, the desired device is selected using the least significant bit of the first byte of the verification frame. Only the selected device will respond. Because the LSB of the feature control framing byte must be set to a one for verification of a channel B device, the 2952 will actually read back 10 bytes from the SLD interface when using the bi-directional FIFO (BFF). Only six of these bytes will contain the 29C50A programming information. Refer to the 2952 Reference Manual for further details regarding verification of feature control information from an SLD slave device using the 2952.

When neither device is being programmed or verified, the last selected device will echo the received control channel data during the transmit half of the SLD frame.

In order to take full advantage of the last look change detection logic of the 2952, the two 29C50A combos using one SLD line share the signaling channels each frame. Each uses a nibble of the transmit and receive signaling bytes. Since one signaling pin is used to select channel A or B operation, six pins are available for carrying signaling data, with three configured as receive, two as transmit, and one programmable.

For a channel A device, data received during bits 3, 2, 1, and 0 of byte 4 on the SLD will appear at SIGR1, SIGR2, SIGB, and SIGD (if SIGD is chosen as a receive bit), respectively. For a channel B device, the data from bits 7, 6, 5, and 4 of byte 4 appears at SIGR1, SIGR2, SIGA, and SIGD (if SIGD is chosen as a receive bit), respectively.

In the transmit direction, a channel A part will send data from SIGX1, SIGC, and SIGD (if SIGD is chosen as a transmit bit) in bit positions 3, 2, and 1 respec-

tively of byte 8 on the SLD. A channel B part will send data from those same pins in bit positions 7, 6, and 5 respectively of byte 8. Neither combo will drive the SLD line during the third or seventh bits.

Figure 4 shows operation of the 29C50A on the SLD interface in the default mode, when neither the channel A nor channel B mode is selected (neither SIGA nor SIGB connected to VBB).

Signaling field formats for all three modes are shown in Figure 11.

## TRANSMIT AND RECEIVE OPERATION

### Transmit Filter

A low pass anti-aliasing section is included on chip. This section typically provides 35dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stop-band attenuation which fulfills the AT&T D3/D4 specification and the CCITT G.712 recommendation. The 29C50A specifications meet the digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 12.

A high pass section configuration rejects low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Gain of up to 20dB can be set without degrading the performance of the filter.

**Encoding**

The output of the transmit filter is internally sampled by the encoder and held on an internal sample and hold capacitor. DC offset is corrected by an on-chip auto zero circuit. The signal is then encoded and presented as PCM data on the SLD lead on the first 8 bits of the XMIT half frame (fifth byte) for channel A operation, or the second 8 bits (sixth byte) for channel B operation.

**Decoding**

The PCM words received on the SLD are demultiplexed and sent to the decoder. For channel A operation, the first SLD byte is decoded. For channel B operation the second SLD byte is used. The decoded value is held on an internal sample and hold capacitor. If, however, conferencing has been selected, both the first and second SLD bytes will be decoded, added, and subsequently passed to the receive filter.

**Receive Filter**

The receive section of the filter provides a passband flatness and stopband rejection which fulfills the AT&T D3/D4 specification and the CCITT G.712 recommendation. The receive filter transfer characteristics and specifications will be within the limits shown in Figure 13.

**GENERAL OPERATION**

**External Gain Setting**

Both transmit and receive gain levels are factory trimmed, but can be modified by external resistors during line card assembly. The value of transmit gain is adjusted by connecting resistors RT1 and RT2 (see Figure 6) at the two external gain setting control pins, TG1 and TG2. These two pins are the input and output of an on-board gain amplifier stage, and the resistors provide the necessary input and feedback for gain control. The value of external gain is given by:

$$A = 1 + RT1/RT2$$

For unity gain, pins TG1 and TG2 are tied together. Similarly, for the receive section, external resistors RR1 and RR2 at pins VFR+, GSR, and VFR- set the external gain given by:

$$A = (RR1 + RR2)/(RR1 + 3RR2)$$

A value greater than 10k ohms and less than 100k ohms for R1 + R2 is recommended. The output is capable of driving loads of 300 ohms at 3.2Vp single ended or 600 ohms at 6.4Vp differentially.

Three additional gain settings of 0dB, -6dB, and -9.54dB can be realized without using any external

components by strapping pin GSR to VFR-, GNDA, and VFR+, respectively.




Figure 6. External Gain Connections

**Hybrid Balancing Network**

The 2- to 4-wire conversion necessary for subscriber interface is partially integrated on-chip. Network line balancing needed to minimize the trans-hybrid loss from the receive to transmit direction analog signals is handled internally. The three internal networks shown in Figure 8 may be selected by programming the appropriate feature control byte. These networks are integrated in a switched capacitor configuration and have single pole-zero characteristics in the 200 Hz to 3200 Hz range. They were chosen to serve a wide base of U.S. and European requirements, and can be used as standard line balancing networks or as test networks.




Figure 7. External Balance Network and Interpolation Configuration




Figure 8. Internal Balance Networks




Figure 9. Typical External Balance Networks and Complex Impedance Plot

Additionally, the user may apply two external balance networks to accommodate varying subscriber loop characteristics (See Figure 7 for external connections). Presumably, these two networks can represent the two extremes of line conditions in different applications such as long or short loops and loaded or unloaded lines. To serve typical lines with characteristics in between the two extremes, the interpolation capability provides a weighted average of the network frequency characteristics. If the external network at EBN1 produces a transfer function  $H1(f) = ZB1 / (Zo + ZB1)$  and the network at EBN2 produces  $H2(f) = ZB2 / (Zo + ZB2)$ , the balance signal can be programmed to have the transfer function  $H(f)$ :

$$H(f) = \alpha H1(f) + (1 - \alpha) H2(f)$$

where " $\alpha$ " is the interpolation coefficient programmed to have any of the five values of 0, .25, .50, .75, or 1.0 Figure 7 displays how the subtraction of the coupling signal is implemented inside the device.

As an example, the two external networks shown in Figure 9 represent typical hybrid balance networks for loaded (ZB1) and unloaded (ZB2) analog loops. The graph in Figure 9 shows the real and imaginary components of the equivalent impedance of these two networks as a function of frequency and the interpolation coefficient.

### Conferencing

The 29C50A supports three party conferencing in the default and channel A and B modes. In all three modes, the PCM words received in the A and B channels on the SLD are converted to analog values and added together before being applied to the receive PCM filter. The sum will be attenuated by 3dB.

In the default mode, the 29C50A will repeat the channel A transmit direction PCM voice byte in channel B.

### Precision Voltage References

Voltage references are generated on-chip and are trimmed during the manufacturing process. Separate references are supplied for both the transmit and receive sections of the chip, each trimmed independently. These references determine the gain and dynamic range of the device and provide the user a significant margin for error in other board components.

### PROGRAMMABLE FEATURES

The 29C50A is configured by the 2952 line card controller by a set of six feature control bytes (FCB). These bytes of information are stored in internal registers which are serially multiplexed to and from the

SLD interface in the third and seventh byte locations. The first two bits of each byte consist of a multiframe synchronization and write enable code. The framing bit (bit 7, MSB) establishes the beginning of a feature control frame when set to a logical zero, and increments the feature control counter when set to one. The second (bit 6) enables the writing to the 29C50A when it is the logical complement of the framing bit.

When writing new feature control information to the 29C50A, the first byte should contain a framing (F) and write enable (WE) header of 01 (F=0 and WE=1). This designates a new frame of information to transfer. The subsequent bytes should each have F=1 to advance the counter, and WE=0 to enable the write operation.

The controller can also request to verify the feature control register contents by sending a 00 or 11 at the beginning of the byte to be read. To read the first byte, a 00 F/WE code should be sent while each subsequent byte should have a 11 header. An internal six-stage counter is set on the first byte verified then incremented once each 125 $\mu$ s frame. It is reset only upon detection of a 01 or 00 F/WE. Once the counter is greater than six, neither read nor write modes may be selected by sending the 29C50A a 11 framing and write enable code. The 29C50A will then echo in byte 7 the data it received in byte 3.

The LSB of the first feature control byte selects whether the channel A or channel B device will accept the feature control commands. If this bit is 0, the channel A device is selected. If this bit is 1, the channel B device is selected. Only the selected device will echo feature control data.

### FCB #1 — Power Up/Down, Loop Back Mode, $\mu$ /A-Law Select Register

#### POWER UP AND DOWN

The 29C50A can be instructed to go into the power down or standby mode for reduced power consumption. In this mode, all analog inputs and outputs are placed in a high impedance state, inhibiting all voice signals. A code of all ones will be output in the voice byte on the SLD. Signaling and feature control information will continue to be processed to allow the 29C50A to be read or reprogrammed, and to allow the backplane to monitor the subscriber line.


The 2952 can change the state of the feature control combo from standby to active by sending the first feature control byte only. All other register contents will be preserved during power down provided the power supplies remain connected.

**LOOP BACK MODE SELECT**

Three modes of remote testing are incorporated in the 29C50A and can be selected by appropriate coding in this register. The loopback features allow a number of tests to be performed to determine line quality and balancing. These include digital loop back, analog loop back, and subscriber loop back.

In the digital loopback mode, the combo retransmits the PCM words it receives in the voice byte of the SLD back to the line card controller in the same frame. This feature allows path verification and testing of the circuit up to the slave device.

When the analog loopback mode is selected, the analog output VFR+ is internally connected to the analog input VFX. This feature allows functional testing of the combo as well as gain adjustment.



In the third test mode, subscriber loopback, the digital output of the A/D converter is internally connected to the input of the D/A converter. The analog signal input to VFX is sent through the transmit filter, encoded, then decoded, filtered and output to VFR+ and VFR-. This mode is used primarily for simplifying analog to analog testing from the subscriber side of the line card.

**CONVERSION LAWS**

The 29C50A can be selected for either μ-law or A-law operations. A user can select either conversion law by assigning the corresponding bit. A logical 1 in


bit 1 would select μ-law while a logical 0 would select A-law conversions. Both conversions follow CCITT recommendation G.711.

**CHANNEL SELECTION**

The LSB of the first feature control byte determines whether the channel A or channel B device will accept the feature control commands. This bit has no effect if the channel A/B operation is not selected.


**FCB #2 — Receive Programmable Gain Register**

The receive gain levels can be adjusted by applying external resistors as mentioned earlier, or by selective programming of this register. A range from 0 to -12dB in 0.5dB increments can be realized for the receive channel.




**FCB #3 — Conferencing Register**

The 29C50A can be programmed to decode both receive voice channels and add the two analog signals to perform three-party conferencing.



### FCB #4 — Transmit Programmable Gain Register

The gain setting of the transmit section of the chip operates in the same manner as the receive gain register. A 12dB range from -6.0dB to +6.0dB in 0.5dB increments is available.



### FCB #5 — Balance Network Select and Gain Register


#### BALANCE NETWORKS

The 29C50A offers a choice of internal or external hybrid balancing. Externally, two balance networks connected to pins EBN1 and EBN2 can be used independently, or as a weighted average of the two. The weighting factor, or interpolation coefficient, can range from 0 to 1 in steps of .25. Setting "α" to be 1 or 0 results in selecting either EBN1 or EBN2 respectively.

Three additional balance network configurations consisting of either a series or parallel RC circuit are located internal to the device. (See Figure 8.)


#### GAIN SETTING

An additional 6dB gain in the balance signal path can be realized by coding this bit with a logical one. A logical zero provides unity gain.



### FCB #6 — Signaling Register

Four pins are provided on the 29C50A to be used as selectable transmit or receive signaling inputs. A code of one in the respective bit commits the pin to receive signal information and a zero to transmit. The signaling field format as it appears on the SLD bus is shown in Figure 11 for both channel A/B and default operation. R1 and R2 correspond to signaling information received on SIGR1 and SIGR2, respectively. Similarly, programmable pins SIGA, SIGB, SIGC, SIGD, and transmit pin SIGX1 are coded into the bit location as shown below. Bits 2, 3 and 4 have no effect in channel A/B operation.






Figure 11. Signaling Field Format

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias .....	-10°C to +80°C
Storage Temperature .....	-65°C to +150°C
All Input and Output Voltages with Respect to V <sub>BB</sub> .....	-0.3V to 13V
All Input and Output Voltages with Respect to V <sub>CC</sub> .....	-13V to 0.3V
Power Dissipation .....	1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**DC CHARACTERISTICS**

(T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5V ±5%, V<sub>BB</sub> = -5v ±5%; SCL (50% duty), SDIR, SLD applied GNDD = 0v, GNDA = 0V.) Typical values are for T<sub>A</sub> = 25°C and nominal power supply values

**DIGITAL INTERFACE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>IL</sub>	Input Leakage Current	-0.3		±10	µA	V <sub>BB</sub> ≤ Vin ≤ V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage			0.8	V	
V <sub>IH</sub>	Input High Voltage	2.2		V <sub>CC</sub>	V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> ≥ -1.6mA, 1 TTL load
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> ≤ 50µA, 1 TTL load

**POWER DISSIPATION**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>CCL</sub>	V <sub>CC</sub> Operating Current		9		mA	
I <sub>BBL</sub>	V <sub>BB</sub> Operating Current		9		mA	
I <sub>CCO</sub>	V <sub>CC</sub> Standby Current		0.8		mA	
I <sub>BBO</sub>	V <sub>BB</sub> Standby Current		0.8		mA	
P <sub>DO</sub>	Standby Power Dissipation		8		mW	
P <sub>DI</sub>	Operating Power Dissipation		90		mW	



**A.C. CHARACTERISTICS — TRANSMISSION PARAMETERS**

(TG1 = TG2, Transmit Programmable Gain = 6dB. Receive Programmable Gain = 0dB)

**GAIN AND DYNAMIC RANGE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response		±0.1		dB	Signal input of 0dBm0 f = 1.02KHz
DmW	Digital Milliwatt Response		±0.1		dB	f = 1.02KHz
DmW <sub>μV</sub>	Digital Milliwatt Response VFR +, VFR - μ-law		6.14 1.571		dBm Vrms	VFR + single-ended output R <sub>L</sub> = 600Ω Receive input per CCITT G.711
DmW <sub>AV</sub>	Digital Milliwatt Response VFR +, VFR - A-law		6.17 1.576		dBm Vrms	
OTLP <sub>μX</sub>	Zero Transmission Level Point Transmit Channel (0dBm0)		.116 .785		dBm Vrms	μ-law Referenced to 600Ω
OTLP <sub>AX</sub>	Zero Transmission Level Point Transmit Channel (0dBm0)		.149 .788		dBm Vrms	A-law, Reference to 600Ω

**GAIN TRACKING**

Reference level = 0dBm0 for μ-law, -10 dBm0 A-law at 1.02KHz, TG1 = TG2, GSR = VFR -, Transmit Programmable Gain = 6dB, Receive Programmable Gain = 0dB

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
GT <sub>T</sub>	Transmit Gain Tracking Error Sinusoidal Input; μ or A-law		±.25 ±.50 ±1.2		dB dB dB	+3 to -40dBm0 -40 to -50dBm0 -50 to -55dBm0
GT <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; μ or A-law		±.25 ±.50 ±1.2		dB dB dB	+3 to -40dBm0 -40 to -50dBm0 -50 to -55dBm0  AT&T PUB43801 and CCITT G.712 — Method 2

**ANALOG INTERFACE, RECEIVE CHANNEL**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>OR</sub>	Output Resistance, VFR + VFR -		1		Ω	
V <sub>OSR1</sub>	Output Offset, VFR + or VFR -, single ended		50		mV	Relative to GNDA
V <sub>OSR2</sub>	Output Offset, VFR + to VFR -, Differential		75		mV	
C <sub>LR</sub>	Load Capacitance, VFR +, VFR -			100	pF	
V <sub>OR1</sub>	Max Output Voltage Swing across R <sub>L</sub> , VFR +, VFR -, single-ended connection	±3.2			Vp	R <sub>L</sub> ≥ 300Ω
V <sub>OR2</sub>	Max Differential Output Voltage Swing, VFR +, VFR -	±6.4			Vp	R <sub>L</sub> ≥ 600Ω
P <sub>OR</sub>	Differential Output Power, VFR +, VFR -			15.3	dBm	R <sub>L</sub> = 600Ω

**ANALOG INTERFACE, TRANSMIT CHANNEL**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>BX</sub>	Input Leakage Current, EBN1, EBN2, TG1		100		nA	-1.6V<VFX<1.6V
R <sub>IX1</sub>	Input Resistance, VFX		500		KΩ	-1.6V<VFX<1.6V
R <sub>IX2</sub>	Input Resistance, EBN1, EBN2, TG1		10		MΩ	-1.6V<VFX<1.6V
TG <sub>max</sub>	Max Transmit Gain Adjust			20	dB	
V <sub>OTG</sub>	Max Output Voltage Swing TG2			±3.2 V	v	R <sub>L</sub> ≥10KΩ, Note 1
C <sub>LX</sub>	Load Capacitance, TG2			20	pF	
R <sub>LX</sub>	Load Resistance, TG2	10			KΩ	

**Note:**

1. Transmit programmable gain must be set at -6dB to encode this level without clipping.

**DISTORTION**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
SD <sub>X</sub> , SD <sub>R</sub>	Signal to Distortion, μ or A-law Sinusoidal input; CCITT G.712 — Method 2 Half Channel	35 29 25			dB dB dB	0 to -30dBm0 -30 to -40dBm0 -40 to -45dBm0
DP <sub>X</sub> , DP <sub>R</sub>	Single Frequency Distortion Products In Band (2nd or 3rd Harmonic Half Channel)		-50	-46	dB	Input = 1.02kHz 0dBm0 AT&T Advisory #64 (3.8)
IMD <sub>1</sub>	Intermodulation Distortion, End to End Measurement			-40	dBm0	CCITT G.712(7.1)
IMD <sub>2</sub>	Intermodulation Distortion, End to End Measurement			-50	dBm0	CCITT G.712(7.2)
SOS	Spurious Out of Band Signals, End to End Measurement			-27	dBm0	CCITT G.712(6.1)
SIS	Spurious In Band Signals, End to End Measurement			-40	dBm0	CCITT G.712(9)
D <sub>AX</sub>	Transmit Absolute Delay		180		μs	0dBm0, 1.02kHz Includes delay through A/D
D <sub>DX</sub>	Transmit Differential Envelope Delay; Relative to minimum envelope delay (1.4kHz)		170 95 45 105		μs μs μs μs	f = 500-600 Hz f = 600-1000 Hz f = 1000-2600 Hz f = 2600-2800 Hz
D <sub>AR</sub>	Receive Absolute Delay		125		μs	0dBm0, 1.02kHz Includes delay through D/A
D <sub>DR</sub>	Receive Differential Envelope Delay; Relative to minimum envelope delay (300 Hz)		45 35 85 110		μs μs μs μs	f = 500-600 Hz f = 600-1000 Hz f = 1000-2600 Hz f = 2600-2800 Hz

**NOISE (Primary Channel)**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
N <sub>XC1</sub>	Transmit Noise, C-Message Weighted		12		dBrnCO	Transmit Gain Adjust = 0dB
N <sub>XP1</sub>	Transmit Noise, Psophometrically Weighted		-78		dBm0p	Transmit Gain Adjust = 0dB
N <sub>RC1</sub>	Receive Noise, C-Message Weighted		10		dBrnCO	Unity Gain; Idle Code
N <sub>RP1</sub>	Receive Noise, Psophometrically Weighted		-80		dBm0p	Unity Gain; Idle Code
PSRR <sub>1</sub>	V <sub>CC</sub> Power Supply Rejection, Transmit Channel		-35		dB	Idle channel; 200mV P-P signal on supply DC to 50 KHz; Note 1.
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection Transmit Channel		-30		dB	Idle Channel; 200mV P-P signal on supply DC to 50 KHz; Note 1.
PSRR <sub>3</sub>	V <sub>CC</sub> Power Supply Rejection, Receive Channel		-35		dB	Idle channel, 200mV P-P signal on supply DC to 50 KHz; Note 1.
PSRR <sub>4</sub>	V <sub>BB</sub> Power Supply Rejection Receive Channel		-30		dB	Idle channel, 200mV P-P signal on supply DC to 50 KHz; Note 1.

**CROSSTALK**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
CT <sub>TR</sub>	Crosstalk, Transmit Voice to Receive Voice		-75		dB	Input = 0dBm0, unity gain 1.02 KHz; idle code on SLD voice byte
CT <sub>RT</sub>	Crosstalk, Receive Voice to Transmit Voice		-75		dB	0dBm0, 1.02 KHz signal at SLD receive voice byte; VFX = GNDA

**Note:**

1. Measured at SLD Voice bytes for transmit channel. Measured at V<sub>FR</sub> for receive channel.

**TRANSMIT VOICE FREQUENCY CHARACTERISTICS**

TG1 = TG2, Transmit Programmable Gain = 6dB

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
G <sub>RX</sub>	Gain Relative to Gain at 1.02kHz					0dBm0 Signal Input at VFX
	16.67Hz			-30	dB	
	50Hz			-25	dB	
	60Hz			-22	dB	
	200Hz	-1.8		-0.125	dB	
	300 to 3000Hz	-0.125		+0.125	dB	
	3300Hz	-0.35		+0.03	dB	
	3400Hz	-0.70		-0.10	dB	
	4000Hz			-14	dB	
ΔG <sub>PX</sub>	Programmable Gain Accuracy (Commulative Error)		± .25		dB	freq. = 1.02kHz for all steps




Figure 12. Transmit Voice Frequency Characteristics

**RECEIVE VOICE FREQUENCY CHARACTERISTICS**

GSR = VFR -, Receive Programmable Gain = 0dB

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
G <sub>RR</sub>	Gain Relative to gain at 1.02kHz					0dBm0 input on SLD
	Below 200Hz			+0.125	dB	
	200Hz	-0.5		+0.125	dB	
	300 to 3000Hz	-0.125		+0.125	dB	
	3300Hz	-0.35		+0.03	dB	
	3400Hz	-0.70		-0.1	dB	
ΔG <sub>PR</sub>	4000Hz 4600Hz & Above			-14 -30	dB dB	
	Programmable Gain Accuracy (Commulative Error)		+ .25		dB	f = 1.02kHz all steps





Figure 13. Receive Voice Frequency Characteristics

## A.C. CHARACTERISTICS — TIMING PARAMETERS


Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
T <sub>DC</sub>	SCL Duty Cycle	28	33	38	%	2952 CLK Clock = 1.544 or 1.536MHz 2952 CLK Clock ≥ 2.048MHz
		45	50	55	%	
T <sub>RC</sub> T <sub>FC</sub>	Rise, Fall Times, SCL			50	ns	
T <sub>RD</sub> T <sub>FD</sub>	Rise, Fall Times, SLD			50	ns	
T <sub>DIRR</sub>	SCL to SDIR Delay	-150		150	ns	
T <sub>DIRF</sub>	SCL to SDIR Delay	-150		+420	ns	
T <sub>DD</sub>	SCL to SLD Delay	0		200	ns	29C50A Transmitting
T <sub>SD</sub>	Set-up Time, SLD to SCL	100			ns	2952 Transmitting
T <sub>HD</sub>	Hold Time, SCL to SLD	100			ns	
T <sub>HZ1</sub>	SDIR to SLD Active	0		100	ns	Byte 1, Bit 1 29C50A Transmitting
T <sub>HZ2</sub>	SCL to SLD High Impedance	0		100	ns	After last SIGX bit
T <sub>SS</sub>	Set-up time, signaling inputs to SLD Byte #3, Bit 0	1			μs	
T <sub>HS</sub>	Hold time, SLD Byte 4 Bit 7 for all signaling inputs	1			μs	
T <sub>DS</sub>	Delay SLD Byte 5 to signaling outputs			1	μs	
	SCL to Channel Active	0		100	ns	Channel A or B, Feature Control, Signaling as Appropriate (Channel A/B Operation)
	SCL to Channel High Impedance	0		100	ns	

\*In cases where the T<sub>DIF</sub> is positive, T<sub>DD</sub> is to be measured from the SDIR edge.


**TIMING PARAMETERS (CLK = 1.544 MHz, 33% duty cycle)**



**SIGNALING TIMING**



**A.C. TESTING INPUT, OUTPUT WAVEFORM**



## i<sup>®</sup>ATC 29C48 FEATURE CONTROL COMBO

- External and User Programmable Transmit and Receive Gain
  - Programmable External Hybrid Balance Network Select
  - Programmable Analog, Digital, and Subscriber Loopback
- Programmable  $\mu$ /A-Law Select
  - Secondary Analog Input Channel
  - Low Power Consumption
  - External Tone Injection to Receive Path
  - SLD A/B Channel Select (for 16 Channel Line Cards)

The Intel i<sup>®</sup>ATC 29C48 Feature Control Combo is a low cost, user-programmable, fully integrated PCM Codec with transmit/receive filters fabricated in a CMOS technology. This technology is built on CHMOS and will allow the 29C48 to realize the same excellent transmission performance as in the Intel 2913/2914 combo while achieving the low power consumption typical of CMOS circuits.

The 29C48 supports the analog subscriber with a variety of added per-line features to the normal BORSCHT functions associated with the analog line circuit. Some of these features include secondary analog input channel, programmable transmit and receive gain, custom hybrid balancing network selection, and programmable  $\mu$  or A-law conversions. Additionally, the 29C48 can operate on either the A or B channel of the SLD interface, allowing two combos to be connected to one SLD link. In order to facilitate the SLIC interface in this configuration, the 29C48 generates chip select signals for the proper routing of signaling information.

A unique feature of the 29C48 is programmable tone injection. This feature and its SLD interface makes it particularly easy to use in conjunction with Intel's advanced transceivers, such as the i<sup>®</sup>ATC 29C53, in subscriber equipment environments.

The 29C48 is intended for use with the 2952 Integrated Line Card Controller in digital switching environments. These components allow the system transmit and receive backplane highways to operate at different frequencies from that of the subscriber interface data channels. The 2952 handles the transfer of voice and feature control information between the backplane and the 29C48.




Figure 1. Pin Configuration






Figure 2. Block Diagram

**Table 1. Pin Names**

VFX	Analog Input	SCL	Subscriber Clock
VFR	Analog Output	SLD	Subscriber Data Link
GNDD	Digital Ground	SDIR	Subscriber Direction
GNDA	Analog Ground	TG1, TG2	Transmit Gain Adjust
VCC	Power (+5V)	EBN1/2	External Balance Network Selection Inputs
VBB	Power (-5V)	EBN3/TI	External Balance Network Selection Input Or Tone Injection
B/ $\bar{A}$	Channel Selection	EBN	External Balance Input
SCS	SLIC Chip Select	SAI	Secondary Analog Input

**Table 2. Pin Description**

Symbol	Function
VCC	Most positive supply; input voltage is +5V $\pm$ 5%.
VBB	Most negative supply; input voltage is -5V $\pm$ 5%.
GNDA	Analog ground return line. Not internally connected to GNDD.
GNDD	Digital ground return line. Not internally connected to GNDA.
VFX	Analog voice input to transmit channel. Input impedance is typically larger than 100 K-ohms.
TG1	Inverting input to transmit gain adjusting op-amp. Feedback point for external gain adjusting resistor network or frequency compensation network. Input impedance is typically larger than 10 M-ohms.
TG2	Output of the transmit gain adjusting op-amp. Will drive external gain adjusting resistor network as well as frequency compensation network with impedance at least larger than 10k ohms.
VFR	Receive voice output. Capable of directly driving transformer hybrids or impedance loads of 600 ohms or more.
EBN	Input to the hybrid balancing circuit. Input impedance is typically larger than 10 M-ohms.
EBN1	Input connected to a grounded switch. The switch's on resistance is not greater than 600 ohms.
EBN2	Input connected to a grounded switch. The switch's on resistance is not greater than 600 ohms.

Symbol	Function
EBN3/TI	This pin is multiplexed according to the feature control registers. When programmed to be EBN3, it is an input connected to a grounded switch. The switch's on resistance is not greater than 600 ohms. If this pin is programmed to be TI, an analog signal applied on this pin will be added to the received voice signal before the receive power amplifier.
SCL	Subscriber clock. Supplied by the line card controller, this is a 512 kHz, 50% or 33% duty cycle clock. Input will accept TTL levels.
SDIR	Subscriber direction signal and frame sync. When high, SLD becomes an input and data is transferred from the line card controller to the 29C48. When low, the output buffer on the 29C48 SLD pin is enabled and data is transferred from the 29C48 to the controller. Input will accept TTL levels.
SLD	Subscriber Line Datalink. A 512 kbps bi-directional serial data port, which is clocked by SCL. SLD becomes a TTL compatible input when SDIR is high and an output capable of driving one TTL load when SDIR is low, during the appropriate SLD fields for the assigned channel.
B/ $\bar{A}$	Pin strapped to assign the 29C48 to process either A or B channel information from the SLD bus. A low level (GNDD) on this pin selects channel A, a high level (VCC) channel B.
SCS	This pin is a TTL compatible output capable of driving one TTL load: when low, it informs a SLIC device connected to the same SLD bus as the 29C48 that it can process the receive and transmit signalling data of the present SLD frame.
SAI	Secondary analog input.

**FUNCTIONAL DESCRIPTION**

The 29C48 is a combined channel filter and PCM codec for use on analog line interface circuit boards in a digital telecommunications switching system. This device resides between the circuitry which provides the "BORSHT" functions for a given line, and the shared line board controller. It provides the transmit and receive voice-path filtering and companded analog-to-digital and digital-to-analog conversions necessary to interface a full duplex (4-wire) voice telephone circuit with the PCM highways of a time

division multiplexed (TDM) system. (See Figures 3a and 3b for typical line card applications.)

The 29C48 incorporates additional features making it particularly suited to subscriber applications. Tone injection allows easy implementation of DTMF feedback and side tone injection, and secondary analog signal input allows remote control and monitoring. (See Figure 4 for a typical subscriber card application.)




Figure 3a. Analog Line Card With Discrete Or Electronic Parallel Control SLICs




Figure 3b. Analog Line Card With SLD Compatible SLICs




Figure 4. Subscriber Card

## TRANSMIT AND RECEIVE OPERATION

### Transmit Filter

A low pass anti-aliasing section is included on chip. This section typically provides 35dB attenuation at the sampling frequency. No external components are required to provide the necessary anti-aliasing function for the switched capacitor section of the transmit filter.

The passband section provides flatness and stop-band attenuation which fulfills the AT&T D3/D4 specification and the CCITT G.712 recommendation. The 29C48 specifications meet the digital class 5 central office switching systems requirements. The transmit filter transfer characteristics and specifications will be within the limits shown in Figure 12.

A high pass section configuration rejects low frequency noise from 50 and 60 Hz power lines, 17 Hz European electric railroads, ringing frequencies and their harmonics, and other low frequency noise. Gain of up to 20dB can be set without degrading the performance of the filter. The transmit filter also provides additional loss at 12 KHz and 16 KHz (frequencies of metering pulses).

### Encoding

The output of the transmit filter or the secondary analog input is internally sampled by the encoder and held on an internal sample and hold capacitor. DC offset is corrected by an on-chip auto zero circuit. The signal is then encoded and presented as PCM data on the SLD lead. (First or second byte of the transmit half-frames depending upon the channel assignment of the device.)

### Decoding

The PCM word received on the SLD lead (first or second byte of the receive half-frame, depending upon the channel assignment of the device) is sent to the decoder after a serial to parallel conversion. The decoded value is held on an internal sample and hold capacitor.

### Receive Filter

The receive section of the filter provides a passband flatness and stopband rejection which fulfills the AT&T D3/D4 specification and the CCITT G.712 recommendation. It also provides additional loss at 12 KHz and 16 KHz. The receive filter transfer characteristics and specifications will be within the limits shown in Figure 13.

## GENERAL OPERATION

### External Gain Setting

Both transmit and receive gain levels are factory trimmed, but can be modified by external resistors during line card assembly. The value of transmit gain is adjusted by connecting resistors RT1 and RT2 (see Figure 5) at the two external gain setting control pins, TG1 and TG2. These two pins are the input and output of an on-board gain amplifier stage, and the resistors provide the necessary input and feedback for gain control. The value of external gain is given by:

$$A = 1 + RT1/RT2$$

For unity gain, pins TG1 and TG2 are tied together.

For the receive section, the external gain can be set by the external resistors, RR1 and RR2. There are two possible ways of implementing the gain control. The first is illustrated in Figure 6a, where the value of the receive gain is given by:

$$A = RR2 / (RR1 + RR2)$$

The value of RR1 + RR2 should not be less than 600 ohms to avoid degrading the output power stage's performance. The second way of implementing the receive gain is shown in Figure 6b, where pin EBN3/TI is used. The value of the receive gain in this configuration is given by:

$$A = 1 + RR1 / RR2$$

**Hybrid Balancing Network**

Three external balancing networks can be applied to the 29C48 by the user to accommodate varying subscriber loop characteristics (see Figure 7 for external connections). Feature control allows the grounding of any combination of these networks in order to best suit a particular application. Feature control also allows the user to select a gain of 0.0 or +6.0dB in the balance signal path to suit the type of SLIC used.

**FREQUENCY COMPENSATION**

The user may, if desired, compensate for the frequency response characteristics of the SLIC by adjusting the frequency response of the transmission chain. This can be accomplished in the same way as the external gain setting is done in the transmit and receive directions. But, instead of using purely resistive impedances, resistor and capacitor networks have to be used to achieve complex impedances. The two compensation schemes are shown in Figures 8a and 8b. The gains in the transmit and receive directions are respectively:

for Figure 8a  $A = 1 + ZT1/ZT2$

for Figure 8b  $A = 1 + ZR1/ZR2$

**SECONDARY ANALOG INPUT**

Although the main application of the 29C48 will be for voice transmission, it also offers a secondary unfiltered input channel. Narrow band analog signals can be supplied through this channel for remote loop testing and various control uses.

The secondary analog input channel is accessed under software control through the SAI input. When the SAIE bit in the feature control register is set to a




Figure 5. Transmit Gain Setting




Figure 6a. Receive Gain Setting




Figure 6b. Receive Gain Setting




Figure 7. Balance Networks




Figure 8a. Transmit Frequency Compensation




Figure 8b. Receive Frequency Compensation

logical one, the 29C48 will encode and transmit the signal present at the SAI input. The 29C48 will switch back to transmission of the voice signal as soon as the SAIE bit is set back to a logical zero.

**tone INJECTION**

When specified by the feature control memory, an audio frequency signal applied to the EBN3/TI pin will be added to the receive voice signal at the power amplifier. This feature allows easy implementation of DTMF feedback and side tone injection in digital telephone applications, as well as injection of call waiting or metering tones in line card applications. A typical application is shown in Figure 9. Here VFR is the combination of the receive voice signal (V0) and two tones (V1 and V2).

$$VFR = 2V0 + (V1 + V2)/2$$

**CHANNEL ASSIGNMENT**

Two 29C48s can be attached to the same SLD line to exchange information with the line card controller during each SLD frame.

The B/A pin of the 29C48 is used to assign a voice channel of the SLD frame to the device. When the B/A pin is tied low, the 29C48 operates as an A-channel combo, receiving and transmitting voice during the first and fifth bytes of the SLD frame. When this pin is tied high, the 29C48 operates as a B-channel combo, receiving and transmitting voice during the second and sixth bytes of the SLD frame.




Figure 9. External Tone Injection

The feature control receive and transmit channels of the SLD frame are shared by the two 29C48s. A 29C48 will accept or return feature control information only if it has been instructed to do so during the first byte of a feature control frame. This is accomplished by setting the logic level of the channel selection bit in feature control byte #1 to match the logic level of the B/A pin of the appropriate 29C48. The selected 29C48 will keep exchanging feature control information with the line card controller until a new framing byte makes a new selection. The status of the channel select bit is sent back to the line card controller during the seventh byte of each SLD frame, making it possible to determine which channel is transmitting feature control information.

The 29C48 does not process data received in the signaling channel. However, it generates chip select signals during the appropriate time slots in order to facilitate the SLIC interface. (See section on SLIC Chip Select.) The 29C48 enters into a high impedance state during the signaling transmit channel, the eighth byte of the SLD frame.

### SLIC Chip Select

In order to facilitate interfacing to an SLD compatible SLIC, especially when two SLICs share the same SLD line, the 29C48 includes a programmable chip select signal.

During the receive cycle of the SLD frame, the  $\overline{SCS}$  pin of the 29C48 whose channel selection pin (B/A) has the same logic state as the channel selection bit (see previous section on Channel Assignment) is pulled low during the receive signaling byte.

During the transmit cycle of the SLD frame, the  $\overline{SCS}$  signal can operate in two modes. In the first mode, called 'byte mode,' the  $\overline{SCS}$  pin of the selected 29C48 is pulled low during the transmit signaling byte, as described above for the receive direction.

A second mode, called the 'half-byte mode,' is provided to take full advantage of the last look change detection logic of the 2952 line card controller. In this mode, during the transmit cycle of the SLD frame, the  $\overline{SCS}$  pin of the channel A combo is pulled low during the least significant four bits (last four bits) of the transmit signaling byte. During the same frame, the  $\overline{SCS}$  pin of the channel B combo is pulled low during the most significant four bits (first four bits) of the transmit signaling byte. This allows signaling data from both A and B channel SLD compatible SLICs to be processed by the 2952 during the same frame.

To minimize power consumption, operation of the  $\overline{SCS}$  signal during the receive half of the SLD frame

can be disabled through the feature control memory. Operation of this signal in the transmit direction remains unaffected to allow continued monitoring of subscriber status by the 2952. The  $\overline{SCS}$  signal remains active in the power down mode.

The six possible sequences for  $\overline{SCS}$  are shown in Figure 10.

### Precision Voltage References

Voltage references are generated on-chip and are trimmed during the manufacturing process. Separate references are supplied for both the transmit and receive sections of the chip, each trimmed independently. These references determine the gain and dynamic range of the device and provide the user a significant margin for error in other board components.

### SLD Interface

The 29C48 is intended for use with the 2952 Line Card Controller which manages the transfer of all voice and feature control data to and from the Feature Control Combo and the system backplane. The interface between the two consists of just three leads, two of which are clock signals and the third a unique serial bus for communication. Up to sixteen 29C48 feature control combos per line card can be controlled by one 2952, all sharing common clock signals, SCL and SDIR.

The subscriber direction (SDIR) lead provides an 8 kHz signal which divides each frame into transmit and receive halves. During the first half when SDIR is high (RCV half-cycle), data is transmitted from the 2952 to the 29C48 and in the second (XMIT half-cycle) transfer is from the 29C48 back to the 2952. Frame synchronization and all internal timing for the digital circuitry is derived from the rising edge of the SDIR signal.

The subscriber clock (SCL) input generated by the 2952 is a fixed 512 kHz clock signal allowing 64 bits (8 bytes) of data to be transferred on the SLD lead during each 125  $\mu$ sec frame. Depending on 2952 master clock frequency, the SCL duty cycle can be either 50% or 33%.

The Subscriber Line Datalink (SLD) is a bi-directional serial bus that transfers four bytes of serial data to and from the 29C48 each frame. During the first half of each frame, RCV channel information is expected by the 29C48 as two bytes consisting of voice and feature control information, while the other two bytes of the RCV half frame are simply ignored. Similarly, during the second half frame, one byte of voice and,

if so instructed by the line card controller, one byte of feature control information is sent by the 29C48. The 29C48 places its SLD lead in a high impedance state while the other device connected to the SLD line transmits its own information. The most significant bit (bit 7) of each byte is sent first on the SLD line. The data format of an SLD frame is shown in Figure 11.

Upon power supply application, the 29C48 enters into a power on reset sequence. At the end of the reset sequence, it is prevented from transmitting data for

four SLD frames, and it is unable to process data from the line card controller for eight SLD frames.

**PROGRAMMABLE FEATURES**

The 29C48 is configured by the 2952 line card controller by a set of five feature control bytes (FCB). These bytes of information are stored in internal registers which are serially multiplexed to and from the SLD interface in the third and seventh byte locations. The first two bits of each byte consist of a multiframe




Figure 10. SCS Timing Diagram



synchronization and write enable code. The framing bit (bit 7, MSB) establishes the beginning of a feature control frame when set to a logical zero, and increments the feature control counter when set to one. The second (bit 6) enables the writing to the 29C48 when it is the logical complement of the framing bit. In addition to the two header bits, feature control byte #1 also includes a channel selection bit (bit 0, LSB). This bit is used to designate one of the two 29C48s sharing an SLD link for feature control information exchange. (See previous section on Channel Assignment.)

When writing new feature control information to the 29C48, the first byte should contain a framing (F) and write enable (WE) header of 01 (F=0 and WE=1), and an appropriate channel selection bit. This designates a new frame of information to transfer. The subsequent bytes should each have F=1 to advance the counter, and WE=0 to enable the write operation.

The controller can also request to verify the feature control register contents by sending a 00 or 11 at the beginning of the byte to be read. To read the first byte, a 00 F/WE code and an appropriate channel





Figure 10. SCS Timing Diagram (continued)



VOICE A, VOICE B: A AND B CHANNEL VOICE BYTES RESPECTIVELY.

CONTROL: FEATURE CONTROL INFORMATION. THIS INFORMATION IS EXCHANGED WITH THE 29C48 WHOSE CHANNEL SELECTION PIN MATCHES THE CHANNEL SELECTION BIT OF THE LATEST FRAMING FEATURE CONTROL BYTE.

SIGNALING: SIGNALING INFORMATION WHICH CONTROLS THE SUBSCRIBER LINE. THE 29C48 ENTERS INTO A HIGH IMPEDANCE STATE DURING THIS TIME SLOT, AND GENERATES A CHIP SELECT SIGNAL (SEE SECTION ON SLIC CHIP SELECT).

Figure 11. 29C48/2952 Interface

selection bit should be sent while each subsequent byte should have a 11 header. An internal six-stage counter is set on the first byte verified then incremented once each 125 $\mu$ s frame. It is reset only upon detection of a 01 or 00 F/W/E. Once the counter is greater than five, neither read nor write modes may be selected by sending the 29C48 a 11 or 10 framing and write enable code. While in this state, the 29C48 will then echo in byte 7 the data it received in byte 3. Another feature control information exchange cycle can only be initiated by establishing a new feature control frame (sending F = 0).

#### FCB #1 — Power Up/Down, Loop Back Mode, $\mu$ /A-Law, Channel Select Register

##### POWER UP AND DOWN

The 29C48 can be instructed to go into the power down or standby mode for reduced power consumption. In this mode, all analog inputs and outputs are placed in a high impedance state, inhibiting voice signals. A code of all ones will be output in the voice byte on the SLD. Signaling and feature control information will continue to be processed to allow the 29C48 to be read or reprogramed.


The 2952 can change the state of the feature control combo from standby to active by sending the first feature control byte only. All other register contents will be preserved during power down provided the power supplies remain connected.

##### LOOP BACK MODE SELECT

Three modes of remote testing are incorporated in the 29C48 and can be selected by appropriate coding in this register. The loopback features allow a number of tests to be performed to determine line quality and balancing. These include digital loop back, analog loop back, and subscriber loop back.

In the digital loopback mode, the combo retransmits the PCM word it receives in the voice A or B byte of the SLD back to the line card controller in the same frame. This feature allows path verification and testing of the circuit up to the combo.

When the analog loopback mode is selected, the analog output VFR is internally connected to the analog input VFX. This feature allows functional testing of the combo as well as gain adjustment.



In the third test mode, subscriber loopback, the digital output of the A/D converter is internally connected to the input of the D/A converter. The analog signal input to VFX is sent through the transmit filter, encoded, then decoded, filtered and output to VFR. This mode is used primarily for simplifying analog to analog testing from the subscriber side of the line card. Simultaneous selection of more than one loop-back mode is prohibited.

**CONVERSION LAWS**

The 29C48 can be selected for either  $\mu$ -law or A-law operation. A user can select either conversion law by assigning the corresponding bit. A logical 1 in bit 1 would select  $\mu$ -law while a logical 0 would select A-law conversions. Both conversions follow CCITT recommendation G.711.


**FEATURE CONTROL EXCHANGE CHANNEL SELECT**

The LSB of feature control byte #1 is the channel selection bit. It is used to select one of the two 29C84s sharing an SLD link for feature control information exchange. A logical zero will select the channel A combo, and a logical one will select the channel B combo.

**FCB #2 — Receive Programmable Gain Register**

The receive gain levels can be adjusted by applying external resistors as mentioned earlier, or by selective

programming of this register. A range from 0 to -15.5 in 0.5dB increments can be realized for the receive channel.



**FCB #3 — Secondary Analog Channel, Chip Select, and Tone Injection Register**

**SECONDARY ANALOG INPUT**

The 29C48 can be instructed to switch the input of its encoder to the secondary analog input by setting the SAIE bit to a logical one. Transmission of the voice signal will resume as soon as SAIE is set back to a logical zero.

**PROGRAMMABLE SLIC CHIP SELECT**

Although the 29C48 does not process signaling information, it generates chip select signals in order to help in interfacing to SLD compatible SLICs.


During the transmit half frame, the chip select works in two possible modes determined by the CSM bit. In the byte mode, the  $\overline{SCS}$  pin of the 29C48 selected by the chip select bit in feature control byte #1, will be pulled low during the XSIG byte. In the half-byte mode, the  $\overline{SCS}$  pin of the A-channel 29C48 will be pulled low during the four least significant bits of the XSIG byte, and the  $\overline{SCS}$  pin of the B-channel 29C48 will be pulled low during the four most significant bits of the XSIG byte.

Generation of chip select signals during the receive half frame can be disabled by setting the CSD bit to a logical zero.

**TONE INJECTION**


When the TIE bit is set to a logical one, audio signal applied at the EBN3/TI pin will be added to the output of the receive programmable gain module. This feature can be used for easy implementation of side tone

injection and DTMF feedback, as well as injection at the line card of call waiting tones, ringing or metering pulses.



### FCB #4 — Transmit Programmable Gain Register

The gain setting of the transmit section of the chip operates in the same manner as the receive gain register. A 12dB range from -6.0dB to +6.0dB in 0.5dB increments is available.



### FCB #5 — Balance Network Select and Gain Register


#### BALANCE NETWORKS

Three external balance networks can be used with the 29C48. Feature control allows the selection of network EBN1, EBN2, and EBN3 individually or in combination in order to best suit a particular application.

EBN3 selection is not effective when TIE is set to a logical one.

#### GAIN SETTING

An additional 6dB gain in the balance signal path can be realized by coding this bit to a logical one. A logical zero provides unity gain.



**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias . . . . . -10°C to +80°C  
 Storage Temperature . . . . . -65°C to +150°C  
 All Input and Output Voltages  
 with Respect to V<sub>BB</sub> . . . . . -0.3V to 13V  
 All Input and Output Voltages  
 with Respect to V<sub>CC</sub> . . . . . -13V to 0.3V  
 Power Dissipation . . . . . 1.35W

*\*NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

**D.C. CHARACTERISTICS**

(T<sub>A</sub> = 0°C to 70°C, V<sub>CC</sub> = +5V ±5%, V<sub>BB</sub> = -5V ±5%; SCL (50% duty), SDIR, SLD applied GNDD = 0V, GNDA = 0V.) Typical values are for T<sub>A</sub> = 25°C and nominal power supply values

**DIGITAL INTERFACE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>IL</sub>	Input Leakage Current			± 10	µA	0 ≤ Vin ≤ V <sub>CC</sub>
V <sub>IL</sub>	Input Low Voltage			0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> ≥ -1.6mA, 1 TTL load
V <sub>OH</sub>	Output High Voltage	2.4			V	I <sub>OH</sub> ≤ 50µA, 1 TTL load

**POWER DISSIPATION**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>CCL</sub>	V <sub>CC</sub> Operating Current		9		mA	RCV Signaling Byte = 0
I <sub>BBL</sub>	V <sub>BB</sub> Operating Current		9		mA	RCV Signaling Byte = 0
I <sub>CCO</sub>	V <sub>CC</sub> Standby Current		0.8		mA	
I <sub>BBO</sub>	V <sub>BB</sub> Standby Current		0.8		mA	
P <sub>D0</sub>	Standby Power Dissipation		8		mW	
P <sub>D1</sub>	Operating Power Dissipation		90		mW	

**A.C. CHARACTERISTICS — TRANSMISSION PARAMETERS**

(TG1 = TG2, Transmit Programmable Gain = 6dB. Receive Programmable Gain = 0dB)

**GAIN AND DYNAMIC RANGE**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
EmW	Encoder Milliwatt Response Tolerance		±0.15		dB	Signal input of 0dBm0 f = 1.02KHz
DmW	Digital Milliwatt Response Tolerance		±0.15		dB	f = 1.02KHz
DmW <sub>µv</sub>	Digital Milliwatt Response VFR, µ-law		6.14 1.571		dBm Vrms	
DmW <sub>AV</sub>	Digital Milliwatt Response VFR, A-law		6.17 1.576		dBm Vrms	R <sub>L</sub> = 600Ω Signal input per CCITT G.711
OTLP <sub>µx</sub>	Zero Transmission Level Point Transmit Channel (0dBm0)		0.12 .785		dBm Vrms	µ-law Referenced to 600Ω
OTLP <sub>AX</sub>	Zero Transmission Level Point Transmit Channel (0dBm0)		0.15 .788		dBm Vrms	A-law Referenced to 600Ω

**GAIN TRACKING**

Reference level = 0dBm0 at 1.02KHz, TG1 = TG2, Transmit Programmable Gain = 6dB, Receive Programmable Gain = 0dB

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
GT <sub>T</sub>	Transmit Gain Tracking Error Sinusoidal Input; $\mu$ or A-law		$\pm .25$		dB	+3 to -40dBm0
			$\pm .50$		dB	-40 to -50dBm0
			$\pm 1.2$		dB	-50 to -55dBm0
GT <sub>R</sub>	Receive Gain Tracking Error Sinusoidal Input; $\mu$ or A-law		$\pm .25$		dB	+3 to -40dBm0
			$\pm .50$		dB	-40 to -50dBm0
			$\pm 1.2$		dB	-50 to -55dBm0
						AT&T PUB43801 and CCITT G.712 — Method 2

**ANALOG INTERFACE, RECEIVE CHANNEL**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
R <sub>OR</sub>	Output Resistance, VFR		1		$\Omega$	
V <sub>OSR1</sub>	Output Offset, VFR		50		mV	Relative to GNDA
C <sub>LR</sub>	Load Capacitance, VFR			100	pF	
V <sub>OR1</sub>	Max Output Voltage Swing across R <sub>L</sub> , VFR	$\pm 3.2$			Vp	R <sub>L</sub> $\geq 300\Omega$

**ANALOG INTERFACE, TRANSMIT PRIMARY AND SECONDARY CHANNELS**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
I <sub>Bx</sub>	Input Leakage Current, EBN, TG1, TI		100		nA	-1.6V < VFX < 1.6V
R <sub>IX1</sub>	Input Resistance, VFX		100		K $\Omega$	-1.6V < VFX < 1.6V
R <sub>IX1</sub>	Input Resistance, EBN, TG1, TI		10		M $\Omega$	$\pm 1.6V < VFX < 1.6V$
TGmax	Max Transmit Gain Adjust			20	dB	
V <sub>OTG</sub>	Max Output Voltage Swing TG2			$\pm 3.2$	v	R <sub>L</sub> $\geq 10K\Omega^1$
C <sub>LX</sub>	Load Capacitance, TG2			20	pF	
R <sub>LX</sub>	Load Resistance, TG2	10			K $\Omega$	
R <sub>GND</sub>	On Resistance to GND, EBN1, EBN2, EBN3			600	$\Omega$	

**Note:**

1: Transmit Programmable Gain should be set to 0.0dB in order to avoid clipping in later stages

**DISTORTION (Primary Channel)**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
SD <sub>X</sub> , SD <sub>R</sub>	Signal to Distortion, $\mu$ or A-law Sinusoidal input; CCITT G.712 — Method 2 Half Channel	35			dB	0 to -30dBm0
		29			dB	-30 to -40dBm0
		25			dB	-40 to -45dBm0
DP <sub>X</sub> , DP <sub>R</sub>	Single Frequency Distortion Products in Band (2nd or 3rd Harmonic Half Channel)		-50	-46	dB	Input = 1.02kHz 0dBm0 AT&T Advisory #64 (3.8)
IMD <sub>1</sub>	Intermodulation Distortion, End to End Measurement			-40	dBm0	CCITT G.712(7.1)
IMD	Intermodulation Distortion, End to End Measurement			-50	dBm0	CCITT G.712(7.2)
SOS	Spurious Out of Band Signals, End to End Measurement			-27	dBm0	CCITT G.712(6.1)
SIS	Spurious in Band Signals, End to End Measurement			-40	dBm0	CCITT G.712(9)
D <sub>AX</sub>	Transmit Absolute Delay		180		$\mu$ S	0dBm0, 1.02kHz Includes delay through A/D
D <sub>DX</sub>	Transmit Differential Envelope Delay; Relative to minimum envelope delay (1.4kHz)		170		$\mu$ S	f = 500-600 Hz
			95		$\mu$ S	f = 600-1000 Hz
			45		$\mu$ S	f = 1000-2600 Hz
			105		$\mu$ S	f = 2600-2800 Hz
D <sub>AR</sub>	Receive Absolute Delay		125		$\mu$ S	0dBm0, 1.02kHz Includes delay through D/A
D <sub>DR</sub>	Receive Differential Envelope Delay; Relative to minimum envelope delay (300 Hz)		45		$\mu$ S	f = 500-600 Hz
			35		$\mu$ S	f = 600-1000 Hz
			85		$\mu$ S	f = 1000-2600 Hz
			110		$\mu$ S	f = 2600-2800 Hz

**NOISE (Primary Channel)**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
N <sub>XC1</sub>	Transmit Noise, C-Message Weighted		12		dBmC0	Transmit Gain Adjust = 0dB
N <sub>XP1</sub>	Transmit Noise, Psophometrically Weighted		-78		dBm0p	Transmit Gain Adjust = 0dB
N <sub>RC1</sub>	Receive Noise, C-Message Weighted		10		dBmC0	Unity Gain; Idle Code
N <sub>RP1</sub>	Receive Noise, Psophometrically Weighted		-80		dBm0p	Unity Gain; Idle Code
PSRR <sub>1</sub>	V <sub>CC</sub> Power Supply Rejection, Transmit or Receive Channel		-35		dB	Idle channel; 200mV P-P signal on supply DC to 50 KHz; Note 1.
PSRR <sub>2</sub>	V <sub>BB</sub> Power Supply Rejection Transmit or Receive Channel		-30		dB	Idle Channel; 200mV P-P signal on supply DC to 50 KHz; Note 1.

**Note:**

1. Measured at SLD Voice bytes for transmit channel. Measured at V<sub>FR</sub> for receive channel.

**CROSSTALK**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
CT <sub>TR</sub>	Crosstalk, Transmit Voice to Receive Voice		-75		dB	Input = 0dBm0, unity gain 1.02 KHz; idle code on SLD voice byte
CT <sub>RT</sub>	Crosstalk, Receive Voice to Transmit Voice		-75		dB	0dBm0, 1.02 KHz signal at SLD receive voice byte; VFX = GNDA

**TRANSMIT VOICE FREQUENCY CHARACTERISTICS**

TG1 = TG2, Transmit Programmable Gain = 6dB

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
G <sub>RX</sub>	Gain Relative to Gain at 1.02kHz					0dBm0 Signal Input at VFX
	16.67Hz			-30	dB	
	50Hz			-25	dB	
	60Hz			-22	dB	
	200Hz	-1.8		-0.125	dB	
	300 to 3000Hz	-0.125		+0.125	dB	
	3400 Hz	-0.70		-0.10	dB	
	4000Hz			-14	dB	
	4600Hz and Above			-32	dB	
ΔG <sub>PX</sub>	Programmable Gain		±.10		dB	freq. = 1.02kHz for all steps




Figure 12. Transmit Voice Frequency Characteristics



**RECEIVE VOICE FREQUENCY CHARACTERISTICS**

Receive Programmable Gain = 0dB

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
$G_{RR}$	Gain Relative to gain at 1.02kHz					0dBm0 input on SLD
	Below 200Hz			+0.125	dB	
	200Hz	-0.5		+0.125	dB	
	300 to 3000Hz	-0.125		+0.125	dB	
	3400Hz	-0.70		-0.1	dB	
	4000Hz			-14	dB	
$\Delta G_{PR}$	Programmable Gain Accuracy		$\pm .10$		dB	f = 1.02kHz all steps





Figure 13. Receive Voice Frequency Characteristics

**A.C. CHARACTERISTICS — TIMING PARAMETERS**


Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
T <sub>SCL</sub>	SCL Pulse Width	550		1075	ns	
T <sub>DC</sub>	SCL Duty Cycle	28	33	38	%	2952 CLK Clock = 1.544 or 1.536MHz 2952 CLK Clock ≥ 2.048MHz
		45	50	55	%	
T <sub>RC</sub> T <sub>FC</sub>	Rise, Fall Times, SCL			50	ns	
T <sub>RD</sub> T <sub>FD</sub>	Rise, Fall Times, SLD			50	ns	
T <sub>DIRR</sub>	SCL to SDIR Delay	- 150		150	ns	
T <sub>DIRF</sub>	SCL to SDIR Delay	- 150		+ 420	ns	
T <sub>DD</sub>	SCL to SLD Delay	0		200	ns	29C48 Transmitting
T <sub>SD</sub>	Set-up Time, SLD to SCL	100			ns	2952 Transmitting
T <sub>HD</sub>	Hold Time, SCL to SLD	100			ns	
T <sub>HZ1</sub>	SDIR to SLD Active	0		100	ns	Byte 1, Bit 1 29C48 Transmitting, Channel A
T <sub>HZ2</sub>	SCL to SLD High Impedance	0		100	ns	After last bit of Channel A, B, or Feature Control as Appropriate (Channel A/B Operation)
T <sub>HZ3</sub>	SCL to SLD Active	0		100	ns	Channel A or B, Feature Control, Signaling as Appropriate (Channel A/B Operation)
T <sub>SS</sub>	Set-up time, signaling inputs to SLD Byte #3, Bit 0	1			μs	
T <sub>HS</sub>	Hold time, SLD Byte 4 Bit 7 for all signaling inputs	1			μs	
T <sub>DS</sub>	Delay SLD Byte 5 to signaling outputs			1	μs	

**TIMING PARAMETERS (CLK = 1.544 MHz, 33% DUTY CYCLE)**


**RECEIVE CYCLE**



**TRANSMIT CYCLE**



**A.C. TESTING INPUT, OUTPUT WAVEFORM**



## iATC 2952 INTEGRATED LINE CARD CONTROLLER

- Provides Complete Backplane Interface for 8 Subscribers
  - Performs all Timeslot Assignments
  - 2 Full-Duplex, Serial TDM Highways
  - Serial, Bidirectional Packetized highway for Signaling Control
  - Standard MCS  $\mu$ P interface with two channel DMA and interrupt
- Implements HDLC Protocol to Guarantee Integrity of all Signaling and Control Information
  - Supports Four Control Options Local or Global Microprocessor Direct or Interleaved HDLC Control
  - Designed for 24, 32, 48 or 64 Timeslot Systems
  - Common Backplane Interface Supports ISDN Upgradability

The Intel iATC 2952 Line Card Controller (LCC) is a special purpose I/O controller optimized for use in all types of telecommunication switching systems. The 2952 is intended for use with up to eight subscriber devices in both analog and digital line circuits. It is also useful as a general purpose I/O controller for other applications.

The 2952 represents the continuation of a trend to intelligent flexible line cards. With its modular design, the 2952 provides a graceful upgrade path from analog line circuits to an all digital system. Analog line board density can be greatly increased using the LCC with the 29C51 or 29C50A Feature Control Combos. The 2952 handles the transfer of voice, feature control, and signaling information between the backplane and up to 8 29C51's, or 16 29C50A's. The 2952 will interface with and control all Intel SLD compatible slave devices. The 2952 emphasizes highly serial interfaces, thus reducing the number of digital interconnections both to the subscriber device and to the backplane.




Figure 1. Pin Configuration




Figure 2. 2952 Block Diagram

Table 1. Pin Description

Symbol	Pin No.	Function
GNDD	20	Ground: OV.
VCC	31	Most positive supply; input voltage is +5V ±5%.
SLD0-7	37-40 1-4	Subscriber Data Link. There are eight bidirectional pins that transfer serial information between the 2952 and the subscriber devices (e.g. 29C51).
SCL	12	Subscriber Clock. This is a 512kHz signal generated by the 2952 with 50% or 33% duty cycle clock. Can be connected up to 8 slave devices.
SGS/DMIR	13	Signaling Strobe. Can be used to strobe signaling bits or voice bytes for enabling external logic. In the DMA mode DMIR functions as DMA input request for HDLC.
SDIR/DMOR	14	Subscriber Direction. This is an 8kHz signal generated by the 2952 to serve as both a direction indicator and a slave frame sync. When high, the SLD bus becomes an output and data is transferred from the 2952 to the slave. When low, the output buffer on the slave SLD pin is enabled and data is transferred from the slave to the 2952. In the DMA mode, DMOR functions as DMA output request for HDLC.
CS	18	Chip Select. Enables RD or WR. A low level at this input allows the 2952 to accept commands or data from a microprocessor within a write cycle, or to transmit data during a read cycle. When no local uP is connected this pin should be connected to GNDD.
ALE	19	Address Latch Enable. (Active high input). On falling edge of this input signal, data on AD(0-7) is latched into the selected register. When no local microprocessor is connected, this pin should be connected to GNDD.

Symbol	Pin No.	Function
RD	22	Read Strobe. (Active low input). When input is low, data is transferred from selected register on to μP bus. When no local μP is connected, this pin should be connected to GNDD.
AD(0-7)	23-30	Address/Data pins. Standard μP bus used to transfer address and data between the μP and internal registers of the 2952. When no local μP is connected, the unique ID is hardwired on pins AD(0-7).
WR	32	Write Strobe. (Active low input). When WR transitions from low to high, data on pins AD(0-7) are latched into the selected register. When no local microprocessor is connected, this pin should be connected to GNDD.
DACK0 DACK1	33 34	DMA Acknowledge. DACK0 is used to acknowledge the DMA output, and DACK1 is used for DMA input. When no local microprocessor is connected, these pins are used to hardwire mode information.
INT	35	Interrupt Request. A standard microprocessor interrupt, with active low output.
DR1	5	Receive PCM Highway 1. Serial words are received on PCM highway 1 at this interface.
DR0	6	Receive PCM Highway 0. Serial words are received on PCM highway 0 at this interface.
DX1	7	Transmit PCM Highway 1. Serial words are transmitted onto PCM highway 1 at this interface.
DX1E	8	Transmit PCM Highway 1 Enable. Used to enable external tristate buffers to drive signals onto the PCM highway. The signal goes low while the 2952 is transmitting onto PCM highway 1.

Table 1. Pin Description

Symbol	Pin No.	Function
DX0	9	Transmit PCM Highway 0. Serial words are transmitted onto PCM highway 0 at this interface.
$\overline{DX0E}$	10	Transmit PCM Highway 0 Enable. Used to enable external tristate buffers to drive signals onto the PCM highway. The signal goes low while the 2952 is transmitting onto PCM highway 0.
DSX	15	Transmit Signaling Highway. Serial signaling and control data is transmitted on this dedicated HDLC highway.
$\overline{DSE}$	16	Transmit Signaling Highway Enable. Used to enable external tristate buffers to drive signals onto the transmit signaling highway. The signal goes low while the 2952 is transmitting an HDLC packet onto DSX.
DSR	17	Receive Signaling Highway. Serial signaling and control data is received on this dedicated HDLC highway.
FS	11	Frame Synchronization System sync pulse indicating beginning of a 125 $\mu$ sec frame.
CLK	21	Master Clock. System input clock provides basic timing for the 2952 and is synchronous to the PCM clock. The clock rate determines the number of timeslots on the transmit and receive PCM highways, ranging from 24, 32, 48 or 64 per frame.
RESET	36	Reset. (Active high input). When high, 2952 internal circuitry is reset. The minimum reset pulse must be 16 complete CLK clock cycles wide.

## FUNCTIONAL DESCRIPTION

The 2952 is a highly integrated line card controller which concentrates and multiplexes all digital information that passes between a line card and the next switching or control level in a digital telecommunications system. It controls time switching functions between the individual subscriber line devices and the system backplane Time Division Multiplexed (TDM) highways. In addition, it manages the transfer of all signaling and control messages, either to an optional local microprocessor or to a central control processor. The 2952 implements all protocol control functions using the HDLC format for all information transmitted between the line card and the central processor.

## EXTERNAL INTERFACE

The 2952 LCC supports interfaces for the subscriber line devices, an optional local microprocessor, and the backplane PCM and HDLC highways. Each is described briefly below.

### Subscriber Line Interface

The LCC provides 8 serial, bidirectional ports for the digital transmission of voice, data, control, and signaling information to and from the subscriber. These leads, SLD0–SLD7, can be used to interface to both analog and digital line card subscribers (See Figure 3).

The Slave Clock SCL, is a fixed 512 kHz signal output used to transfer all signals between the subscriber device and the 2952. Data is received and transmitted upon the rising edge of SCL.

Data transmission direction is controlled by the Slave Direction clock, SDIR. This 8 kHz signal divides the frame transfer into transmit and receive halves referenced to the subscriber as shown in Figure 3. When SDIR is high, (RCV half-cycle), information is transmitted from the 2952 to the subscriber in four bytes consisting of voice, data, feature control, and signaling information. In the second half (XMIT-half cycle), the subscriber circuit sends four bytes of XMIT data back to the 2952.




Figure 3. SLD Interface

### Backplane Interface

The LCC supports dual TDM voice/data highways as well as a separate high speed serial highway for signaling and control information. This information is packetized and protected in HDLC format for transmission to a central processor.

The system clock (CLK) provides data rate transfers for both the TDM and HDLC links. The 2952 can operate in 24, 48, 32 or 64 timeslots systems. Any subscriber has access to any timeslot on either TDM highway. The 2952 allows the flexibility of programmable rising or falling edge latching of data onto the highways. Additionally, PCM highway delays can be compensated for by programming a phase shift in both transmit and receive timeslots as referenced to the frame synchronization pulse. The starting point of the bytes can be shifted up to 7 CLK clock cycles for both transmit and receive directions in half clock increments.

### Microprocessor Interface

The microprocessor interface provides a communication path for a local  $\mu$ P and the backplane and/or slave devices. The 2952 is designed to operate with standard Intel 8-bit parallel microprocessors, such as the MCS-48, MCS-51, MCS-85, and iAPX-86 families. Interrupt capability, direct-memory-access request and acknowledge signals and a full feature multiplexed address data bus are incorporated into this interface.

Alternatively, the 2952 can operate in a stand alone mode on the line card in systems using a more centralized processing architecture. In this mode, the individual line board address and initialization information is hardwired onto the microprocessor interface pins.

### 2952 BASE ARCHITECTURE

The 2952 can be partitioned into three functional blocks, according to the type of data transfers that each provides. The synchronous portion comprises the subscriber and PCM highway interfaces. Included in this section is also the Master Timing Unit, a CAM (Content Addressable Memory) for timeslot matching, a MODE register to configure the 2952 and for the determination of the type of HDLC data exchange, and the internal bus for a communication link between the various interfaces and registers. The PCM Interface Unit and the Subscriber Interface Unit with Last Look logic are also grouped into this segment. The Last Look logic monitors the status of signaling information received from each subscriber every frame. Any change of status is reported to the local  $\mu$ P or to the LCC bus control unit.

The asynchronous portion includes the local microprocessor interface and the serial HDLC signaling and control interface. The HDLC controller is compatible with ISO/CCITT recommendation X.25, and is designed for either point-to-multipoint configurations as a primary station, or in point-to-point as a secondary station. Each 2952 is accessed through



an 8-bit address, allowing up to 255 secondaries to be addressed on one HDLC serial line. The logic level of the HDLC implementation and the distribution and compilation of the data packages are handled in a separate command unit contained in this portion.

The synchronous and asynchronous portions are linked to one another by a set of buffers and a control unit for the LCC internal bus. Two 16-byte by 8-bit FIFO's are used for intermediate storage of messages. The XFF, or Transmit FIFO buffers data packages for transmission to the central processor through the HDLC interface. The type of data loaded is either from the Last Look logic or from the  $\mu$ P in package form with direct addressing to the 2952. The BFF, or bidirectional FIFO, is used for data exchange between the central controller (via the HDLC interface), the local microprocessor (via the  $\mu$ P bus), and the LCC (via the LCC bus).

## MODES OF OPERATION

The 2952 may operate in either a primary or secondary command mode within a single system. When

instructed as a primary station, a local microprocessor must be used to instruct the 2952 and to generate control messages for other stations. This mode is used primarily by unit or group controllers to command secondary 2952's. When in the secondary mode, the 2952 executes received HDLC commands from the group controller. Additionally, a transparent command mode may be configured in which all HDLC messages received from the backplane are passed directly to the local microprocessor. This allows a secondary 2952 to execute user defined protocol and commands.

The 2952 can operate in one of two HDLC communication modes — dedicated HDLC or interleaved HDLC. In the dedicated configuration, HDLC messages are received on DSR and are transmitted on DSX. The interleaved mode reserves up to two timeslots per frame for transmission of signaling and control messages on the PCM highways. The HDLC packets are disassembled and interleaved into programmed timeslots on either of the two highways. Alternatively, the microprocessor can communicate directly to the central controller via a direct connection, bypassing the 2952 HDLC interface completely.




Figure 4. Architectural Diagram

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias ..... -10°C to +80°C  
 Storage Temperature ..... -65°C to 125°C  
 All Input and Output Voltages  
   with respect to GNDD ..... -0.3V to +7V  
 Total Power Dissipation ..... 1.5W

**DC CHARACTERISTICS**

( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 5\%$ ; GNDD = 0V)

Typical values are for  $T_A = 25^\circ\text{C}$  and nominal power supply value

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
$i_{IL}$	Input Leakage Current	-10		+10	$\mu\text{A}$	$\text{GND} \leq V_{IN} \leq V_{CC}$
$I_{OL}$	Output Leakage Current	-10		+10	$\mu\text{A}$	$\text{GND} \leq V_{OUT} \leq V_{CC}$
$V_{IL}$	Input Low Voltage	-0.5		0.8	V	
$V_{IH}$	Input High Voltage	2.0		$V_{CC}$	V	
$V_{OL}$	Output Low Voltage			0.45	V	$I_{OL} = +1.6 \text{ mA}$
$V_{OH}$	Output High Voltage	2.4			V	$I_{OH} = -400 \mu\text{A}$
$I_{CC}$	$V_{CC}$ Supply Current		85	120	mA	$V_{CC} = 5\text{V}$
$P_{D1}$	Operating Power Dissipation		425		mW	

**CAPACITANCE** ( $T_A = 25^\circ\text{C}$ ;  $V_{CC} = \text{GNDD}, 0\text{V}$ )

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
$C_{IN}$	Input Capacitance		5	10	pF	$f_C = 1 \text{ MHz}$
$C_{I/O}$	Input/Output Capacitance		10	20	pF	
$C_{OUT}$	Output Capacitance		8	15	pF	Unmeasured pins returned to GNDD

**A.C. CHARACTERISTICS**(T<sub>A</sub> = 0°C to 70°C; V<sub>CC</sub> = 5V ± 5%, GNDD = 0V)**SLD Interface Timing**

Symbol	Parameter	Min	Max	Units
CLK	System Backplane Clock Frequency	1.536	4.096	MHz
	CLK Duty Cycle	45	55	%
	CLKRise, Fall Times		10	ns
	Frame Synchronization Pulse Period	125		μS
t <sub>FS</sub>	Frame Synchronization Pulse Width	60	t <sub>CLK</sub>	ns
t <sub>dFS</sub>	Pulse Delay to CLK	10		ns
t <sub>sFS</sub>	Set-Up Time to CLK	50		ns
SCL	Slave Clock SCL Frequency	512	512	kHz
t <sub>dSCL</sub>	SCL Delay Time From CLK	100	165	ns
SDIR	Slave Direction SDIR Frequency	8	8	kHz
t <sub>dDIR</sub>	SDIR Delay Time to CLK	120	190	ns
t <sub>dSLD</sub>	SLD Data Delay	160	300	ns
t <sub>DER</sub>	Data Enable Receive	100	180	ns
t <sub>DDR</sub>	Data Disable Receive	100	180	ns
t <sub>DEX</sub>	Data Enable Transmit	0		ns
t <sub>DHX</sub>	Data Hold Transmit	0		ns
t <sub>DSX</sub>	Data Set-Up Transmit	$\frac{1}{2 \text{ CLK}} + 200$		ns
t <sub>DSIG</sub>	Signaling Strobe Delay	110	160	ns

**A.C. CHARACTERISTICS**(T<sub>A</sub> = 25°C, V<sub>CC</sub> = GNDD = 0V)**MICROPROCESSOR INTERFACE****READ CYCLE**

Symbol	Parameter	Min	Max	Units
t <sub>AL</sub>	Address Set-Up to ALE	30		ns
t <sub>LA</sub>	Address Hold After ALE	20		ns
t <sub>AA</sub>	ALE Pulse Width	60		ns
t <sub>RD</sub>	Data Delay From $\overline{RD}$		150	ns
t <sub>DF</sub>	Data Float After $\overline{RD}$		25	ns
t <sub>RR</sub>	$\overline{RD}$ Pulse Width	150	10 <sup>7</sup>	ns
t <sub>RI</sub>	$\overline{RD}$ control interval <sup>1</sup>	$2 \times \frac{1}{.CLK}$		ns
t <sub>RI</sub>	$\overline{RD}$ control interval <sup>2</sup>	100		ns

**WRITE CYCLE**

Symbol	Parameter	Min	Max	Units
t <sub>DW</sub>	Data Set-Up to $\overline{WR}$	50		ns
t <sub>WD</sub>	Data Hold After $\overline{WR}$	25		ns
t <sub>WW</sub>	$\overline{WR}$ Pluse Width	100		ns
t <sub>WI</sub>	$\overline{WR}$ control interval <sup>1</sup>	$2 \times \frac{1}{.CLK}$		ns
t <sub>WI</sub>	$\overline{WR}$ control interval <sup>2</sup>	50		ns

**NOTES:**

1. Read or Write of BFF and XFF.
2. Read or Write of all other registers.

**DMA READ**

Symbol	Parameter	Min	Max	Units
$t_{DMA}$	DMA Read Time		$7 \times \frac{1}{.CLK}$	ns
$t_{OH}$	DMOR Hold Time		75	ns
$t_{AR}$	Address Stable before $\overline{RD}$	0		ns
$t_{RD}$	Data Delay from $\overline{RD}$		150	ns
$t_{DH}$	Data Hold after $\overline{RD}$	20		ns
$t_{RA}$	Address Hold after $\overline{RD}$	0		ns
$t_{RR}$	$\overline{RD}$ Pulse Width	150	$10^4$	ns

**DMA WRITE**

Symbol	Parameter	Min	Max	Units
$t_{DMA}$	DMA Write Time		$7 \times \frac{1}{.CLK}$	ns
$t_{IH}$	DMIR Hold Time		80	ns
$t_{AW}$	Address Stable before $\overline{WR}$	0		ns
$t_{WA}$	Address Hold after $\overline{WR}$	0		ns
$t_{DW}$	Data Set-Up to $\overline{WR}$	30		ns
$t_{WD}$	Data Hold after $\overline{WR}$	25		ns
$t_{WW}$	$\overline{WR}$ Pulse Width	100		ns

## System Backplane Timing Parameters

## PCM INTERFACE — RECEIVE TIMING

Symbol	Parameter	Min	Max	Units	Test Conditions
$t_{DSRR}$	Receive Data Set-Up DCR = 0 <sup>1</sup>	40		ns	60ns for Interleaved Mode
$t_{DHRR}$	Receive Data Hold DCR = 0 <sup>1</sup>	10		ns	
$t_{DSRF}$	Receive Data Set-Up DCR = 1 <sup>2</sup>	20		ns	
$t_{DHRF}$	Receive Data Hold DCR = 1 <sup>2</sup>	40		ns	

## PCM INTERFACE — TRANSMIT TIMING

Symbol	Parameter	Min	Max	Units	Test Conditions
$t_{DZXR}$	Data Enable DCX = 0	80	160	ns	$C_L = 200\text{pF}$
$t_{DHXR}$	Data Hold Time DCX = 0	45	160	ns	$C_L = 200\text{pF}$
$t_{DZXF}$	Data Enable DCX = 1	40	100	ns	$C_L = 200\text{pF}$
$t_{DHXF}$	Data Hold Time DCX = 1	40	100	ns	$C_L = 200\text{pF}$
$t_{HZX}$	Data Float After CLK TS	35	80	ns	$C_L = 150\text{pF}$
$t_{SONR}$	Timeslot x to enable DCX = 0	70	130	ns	$C_L = 150\text{pF}$
$t_{SONF}$	Timeslot x to enable DCX = 1	40	100	ns	$C_L = 150\text{pF}$
$t_{SOFF}$	Timeslot x to disable	40	100	ns	$C_L = 150\text{pF}$


## HDLC INTERFACE TIMING

Symbol	Parameter	Min	Max	Units	Test Conditions
$t_{DS}$	Receive Data Set Up	40		ns	
$t_{DH}$	Receive Data Hold	10		ns	
$t_{TD}$	Transmit Data Delay	40	100	ns	$C_L = 200\text{pF}$
$t_{HZX}$	Data Float on TS Exit	35	80	ns	$C_L = 200\text{pF}$
$t_{SON}$	Timeslot X to enable	40	95	ns	$C_L = 150\text{pF}$
$t_{SOFF}$	Timeslot X to enable	35	90	ns	$C_L = 150\text{pF}$


## NOTE:



1. DCR = 0 data latched on rising edge of CLK.
2. DCR = 1 data latched on falling edge of CLK.

WAVEFORMS




Microprocessor Interface









PCM INTERFACE RECEIVE TIMING




PCM INTERFACE TRANSMIT TIMING




**HDLC INTERFACE RECEIVE TIMING**




**HDLC INTERFACE TRANSMIT TIMING**



**A.C. TESTING INPUT, OUTPUT WAVEFORM**



**A.C. TESTING LOAD CIRCUIT**





## LCDK — 29C51/52 iATC-29C51/52 LINE CARD DEVELOPMENT KIT

- Single Board Line Card Plus Group Controller.
- Minimal Assembling, Low Cost, Kit Form.
- Extensive System Software in ROM.
- Wire-Wrap Area for Custom Circuitry.
- A Comprehensive User's Manual.
- Direct Interface with a CRT Terminal.
- User's Manual.

The LCDK-29C51/52 contains most of the components required for a full feature line card. The kit consists of primary and a secondary board, which with an addition of few components can be made to function as a PBX. Included is a preprogrammed ROM containing a system monitor for general software utilities and system diagnostics. The SLD LCDK-29C51/52 is designed to be operated with a dumb terminal; however, software is provided to operate the kit from an Intellec Development System. This kit is an inexpensive and highly flexible prototype system that has been designed to reduce system development time thereby leading to an increased productivity.

### FUNCTIONAL DESCRIPTION

The LCDK-29C51/52 consists of two boards, namely a primary and a secondary. The kit supports up to 128 TDM timeslots and with a little additional hardware, a full feature line card. The kit as supplied, without any additional components, can be used to

form a signal path between two analog sources. The LCDK comes completely assembled. The SLD LCDK-29C51/52 secondary board functional block diagram is shown in Figure 1, the primary board is a subset of the secondary.




Figure 1. LCDK-29C51/52

### 29C51 Combo

The Intel iATC 29C51 Feature Control Combo is an advanced user-programmable, fully integrated PCM codec with transmit/receive filters fabricated in CMOS technology. The 29C51 realizes the same excellent transmission performance as the Intel 2913/2914 Combo while achieving the low power consumption typical of CMOS circuits.

The 29C51 incorporates the Supervision, Coding, Hybrid and Testing Operations out of the normal

BORSCHT functions associated with an analog line interface circuit. The 29C51 also offers a secondary analog channel, programmable transmit and receive gains, on chip or custom hybrid balancing network selection and a flexible signalling interface. The 29C51 is intended for use with the 2952 Integrated Line Card Controller in digital switching environments. A block diagram of the 29C51 Combo is shown in Figure 2.




Figure 2. 29C51 Combo Block Diagram

### 2952 Line Card Controller

The Intel iATC 2952 Line Card Controller (LCC) is a special purpose I/O Controller optimized for use in all types of telecommunication switching systems. The 2952 replaces the traditional MSI circuits and represents the continuation of a trend to intelligent flexible line cards.

The 2952 handles the transfer of primary voice, data, feature control, and signalling information between the backplane and up to eight 29C51's; however, the LCDK-29C51/52 will only be equipped for four 29C51's per board. The 2952 and 29C51 communi-

cate across a Subscriber Data Link (SLD) interface. The SLD is a three wire link comprising of a clock signal a serial data stream and a read/write strobe.

The 2952 is equipped with a standard microprocessor interface and independent transmit and receive DMA channels. As well as this, the 2952 has two standard PCM highways for connection to the backplane. Another feature of the 2952 is a fast serial interface to the central processor. This serial interface is intended for signalling and follows a subset of the HDLC protocol. Figure 3 shows a block diagram of the 2952.





Figure 3. 2952 Block Diagram

**The 8031 CPU**

The Intel 8031 belongs to the MCS-51 series of single chip microcomputers, and is at the heart of the LCDK, performing control and processing functions for both the primary and secondary stations. The 8031 CPU combines, on a single chip; a 128 x 8 data RAM, 32 input/output lines, two 16-bit timer/event counters, a five source level nested interrupt structure, a pro-

grammable serial I/O port; and an on chip oscillator and clock circuits. An 8031 block diagram is shown in Figure 4.

For additional information on the 8031 see the 8051 User's Manual.



**Figure 4. 8031 Block Diagram**

## System Software

A compact but powerful system monitor is contained in 8K bytes of preprogrammed ROM. The monitor includes system utilities such as command interpretation and interface controls. Table 1 summarizes the LCD-29C51/52 monitor commands.

Table 1

Command	Operation
(LCC reg)	Read or Write a 2952 register.
Half/Full	Half or Full duplex terminal mode.
Help	Displays a Help file.
Byte	Read or Write any external data memory address.
LCC	Relocation of 2952 base address.
GO	Execute user programs resident in memory.

## MEMORY

The memory is mapped via 4K byte pages; a maximum of 12K bytes are used allowing a user expansion of memory up to 64K bytes. The memory can be configured as 8K bytes of ROM/PROM plus 2K bytes of RAM or alternatively 12K bytes of ROM/PROM.

## USER INTERFACE

Communication with the outside world is accomplished over an RS-232-C compatible link. This serial link will hook up a CRT terminal to the serial port on the 8031. Alternatively an Intel Development System can be connected to the LCDK, this can now be used as either a dumb terminal or to transport user developed programs to the LCDK, commands for these functions are shown in Table 2. A large area of the board is laid out as general purpose wire-wrap for user custom interface.

Table 2

Command	Operation
DTERM	Places Intel development system in dumb terminal mode.
Control-D	Transports user developed programs from Intel development system to the LCDK.

## ASSEMBLY

The LCDK-29C51/52 is supplied fully assembled and is ready to go upon power up and terminal connection. The monitor is initialized by twice typing the return key on user terminal.

## Documentation

In addition to detailed information on using the monitor, the LCDK-29C51/52 user's manual provides circuit diagrams, a monitor listing, and a description of how the system works. The complete design library for the LCDK-29C51/52 is shown in Figure 4 and listed in the specification section under Reference Manuals.

## SPECIFICATIONS

### Control Processor

Intel 8031 microcomputer.  
12MHz clock rate

### Memory

ROM — Socket for 256K bytes of program memory, however, a 4K or 2K byte ROM may be inserted.

RAM — Socket for 2K bytes static RAM; user configurable as program or data memory. Alternatively a 4K EPROM such as 2732A may be inserted.

### Feature Control Combo

Sockets for four Intel iATC 29C51's.

### Line Card Controller

Intel iATC 2952.  
User selectable 2.048MHz or 4.096MHz clock rate.

### Interface

Ten line ribbon cable for interconnecting the primary and secondary boards, all signals are TTL compatible. Serial RS-232-C compatible interface for a terminal. Terminal baud rate can be 300, 600, 1200, 1800, 2400, 3600 or 4800.

### Software

System Monitor — Preprogrammed 2732 ROM.

Monitor I/O — CRT or Intel Development System.

### Physical Characteristics

Width — 12 inch  
Height — 1 1/8 inch  
Depth — 7 1/8 inch  
Weight — 0.864 lbs.

**Mounting**

The two board may be:

- plugged into an Intel system rack
- or mounted on five horizontal legs.

**Electrical Characteristics**

DC Power Requirements

Voltage	Current
$\pm 5V \pm 5\%$	2.5A
$-5V \pm 5\%$	80mA

**Environmental Characteristics**

Operating temperature. . . . . 0–50°C





**APPLICATION  
BRIEF**

**AP-225**

**Line Balancing  
Application Brief**

**INTRODUCTION**

Line balancing is a concept associated with the frequency response matching of a line at its termination. This matching allows a reduction of echos generated within a telephone network. Bell Laboratories book on Telecommunications Transmission Engineering Volume 1 should be consulted for background on line balance and telephone network impairments. This application brief discusses line balancing implementation with the 29C51 and 2952 in a telephone network. Finally test results are given to show the impedance matching that can be expected. The telephony convention of data directed towards the telephone being the transmit and that coming from the telephone being the receive is adhered to throughout this brief.

**IMPLEMENTATION**

The Line Card Development Kit 29C51/52 was used to form the subscriber loop shown in Figure 1. The line is terminated by the two-to-four wire hybrid, a poor mismatch results in reflections at the hybrid which appear as an echo to the subscriber. As well as reflections, a portion of the received signal couples back onto the transmit direction. The magnitude of the coupled signal is determined by the rejection through the hybrid, this rejection is referred to as the transhybrid loss. A poor transhybrid loss can result in oscillations or near oscillations, referred to as singing and near singing respectively. Note to maintain stability, the gain through the four wire path must be kept below unity. This brief discusses the implementation and optimization of the transhybrid loss.

Figure 2 shows a single and differential ended interface between the 29C51 and the line. The differential ended interface takes one more component than the single-ended one, however, it can deliver twice the signal level to the line. In principle, both interfaces operate in the same manner, so only the single-ended will be further discussed. The 29C51 will drive loads as low as 300Ω; if the parallel combination of the networks on  $V_{FR-}$  is below this, they may then be scaled. The receive signal,  $V_{FR+}$ , is divided between  $Z_o$  and the line impedance  $Z_L$  seen looking down the line from the transformer. The signal across  $Z_L$  is fed back onto the transmit direction through the  $V_{FX}$  input. The  $V_{FR-}$  signal is divided between  $Z_o$  and balance network ZB1 or ZB2. The receive signals across ZB1 and ZB2 are weighted by the 29C51 summed and added to the transmit direction. This cancelling signal is given by:

$$\alpha H_1(F) + (1 - \alpha) H_2(F)$$

—  $H_1(F)$  and  $H_2(F)$  are signals across ZB1 and ZB2 respectively

—  $\alpha$  is the interpolation coefficient

The weighting is controlled by setting  $\alpha$  to 0, 0.25, 0.5, .75 or 1 through the 2952. The end result is interpolation between balance network one and two which could correspond to two extreme line conditions.

Figure 2A shows the interpolated impedance range for the balance networks shown in Figure 3. Values of  $\alpha$  equal to 1 and 0 yield the external balance values; fractional  $\alpha$  values produce a better balance over the frequency spectrum.




Figure 1




Figure 2




Figure 2A

**TEST SET UP AND RESULTS**

The gain through the 29C51 is externally set to unity and programmed internally to be well below one. Thus, the gain in the four wire path is kept below one. Readings were taken to measure the internal cancellation performance of the 29C51,  $V_{FX}$  was tied to  $V_{FR+}$  and EBN1 to  $V_{FR-}$ ,  $\alpha$  was set to 1. This arrangement gives the rejection figures with perfect impedance matching. Transhybrid loss is given by the ratio of  $V_{FR+}$  to the signal at TG1 or 2. Figure 4 shows variation in transhybrid loss with frequency.

The 29C51 was then set up, as shown in Figure 2. Measurements were taken on a single end line interface. The transformer used was a T5115, this is a line coupling transformer with a 1:1 ratio and has a

split winding. The split side is capable of handling direct currents of up to 100mA.

Figure 3 shows the balance networks that were used. These are the AT&T termination networks for loaded and unloaded lines. The subscriber side of the line was first terminated by balance network one with  $\alpha$  equal to one and then terminated by balance network two with  $\alpha$  equal to zero. Transhybrid loss results for these networks are plotted in Figures 5 and 6.

Simulations were carried out to determine the optimum balance networks for various unloaded 0.5mm lines, these are shown in Figure 3A.




Figure 3. Balance Networks




Figure 3A

Figure 7 shows transhybrid loss variations with frequency for 0.5mm line lengths. Note again the interface between the 29C51 and the line was single-ended.

The non identical loading of the  $V_{FR}$  outputs did not create a voltage offset or a phase shift between  $V_{FR+}$  and  $V_{FR-}$ . If this is a concern to the user, the impedances on the  $V_{FR-}$  output may be scaled up to match the load on the  $V_{FR+}$  output.




Figure 4. Transhybrid loss with frequency for ideal Matching




Figure 5. Transhybrid loss with frequency




Figure 6. Transhybrid loss with frequency




Figure 7. Simulated Transhybrid loss with frequency for 0.5mm lines



## Architectural Overview

October 1984

**iATC 29C53  
DIGITAL EXCHANGE CONTROLLER  
ARCHITECTURAL OVERVIEW**

**ARCHITECTURAL OVERVIEW**  
**IATC 29C53**  
**DIGITAL EXCHANGE CONTROLLER**

- 4-Wire Digital Transceiver
- 144 KB/S Data Transfer Rate (2B + D)
- Microprocessor Interface
- CCITT Compatible ISDN 'S' Interface
- General Purpose Power Controller Interface
- SLD Interface Compatible
- Full Interrupt Support
- Master/Slave Modes
- Programmable Power Down Mode
- Low Power CHMOS

**FEATURES/BENEFITS**

- 4-wire full-duplex digital point-to-point and multi-point baseband transceiver, can be used in public or PBX digital subscriber or data communication applications.
- CHMOS; low power consumption.
- Power down modes; for lower power consumption when idling or not in use.
- 144K bits/sec effective data transfer rate at up to 1.0Km; supporting, voice/data, voice/voice or data/data transfers.
- Master/slave modes of operation; same part can operate at both ends of subscriber loop.
- Microprocessor interface; direct interface to MCS microprocessor family.
- SLD interface; directly compatible with iATC Telecom product family.
- CCITT compatible ISDN 'S' interface; the subscriber loop interface is compatible with pending CCITT recommendation I.430.
- Power controller interface; provides four pins for control and accepts status from external devices.
- Built-in HDLC packetizing/depacikizing for D-channel.




Figure 1. 29C53 Overview Diagram

## GENERAL DESCRIPTION

The 29C53 Digital Equipment Controller is an advanced, multi-channel, multi-protocol iATC Telecom transceiver able to interface with many types of equipment. In this capacity, the 29C53 allows the extension of digital functions, such as digital voice and data, directly into subscriber equipment with a high speed, 4-wire digitally encoded serial interface. The 29C53 is a 28-pin device, which, when used with a 29C51, 2952 and microprocessor, implements flexible point-to-point and multi-point digital voice/data systems primarily intended for PBX applications and ISDN T1 type terminals. This device in these modes provides a general data communication interface to a wide variety of terminals and work stations. The 29C53 transceiver with its programmable digital interface functions may be incorporated at either end of the subscriber loop interface (line card or digital telephone/terminal). As shown in Figure 1, the 29C53 has four separate interfaces: a serial SLD iATC Telecom system interface, a parallel power controller interface, a parallel general purpose microprocessor interface, and a 4-wire CCITT compatible S-interface (subscriber loop interface).

Figure 2 presents a general block diagram of the 29C53. Its three major blocks are interconnected by two buses. The parallel bus is used to transfer status and control information while the serial bus is used to transfer data between the subscriber loop interface and the system interface.




Figure 2. 29C53 Block Diagram



## SYSTEM INTERFACE (SLD interface)

The system interface's primary function is to allow the 29C53 to transfer a B-channel datastream to other components using the SLD interface. It also can pass the entire 'S' datastream using the ELD mode.

As shown in Figure 3, the SLD system interface consists of three lines: the SLD bidirectional data line, the 512KHz SCL clock line and the 8KHz SDIR data direction line. The 29C53 can be operated as an SLD master or slave. As an SLD master, the 29C53 generates the SCL and SDIR line signals. Data information is passed bidirectionally between the master and slave using a TCM transmission technique. The transferred data is buffered in the 29C53, allowing asynchronous transfer between the external and internal data. When in the SLD slave mode, the system interface may be used to access the 29C53's internal registers.




Figure 3. SLD Block Diagram

## MICROPROCESSOR INTERFACE

This standard parallel interface has the capability to monitor and control the 29C53 functions as well as handle data. To the microprocessor, the 29C53 appears as an asynchronous peripheral. When the microprocessor accesses the 29C53, the 29C53's parallel internal bus becomes an extension of the microprocessor's bus.

All registers interfacing to the 29C53's internal parallel bus are double-buffered permitting single-cycle (direct) access. The microprocessor read cycles are not synchronized with the 29C53; rather, the microprocessor immediately reads data from the slave portion of the accessed register via the parallel bus. In a microprocessor write operation, the data to be written into a 29C53 register is first latched at the microprocessor bus interface. Then, during a synchronized internal parallel bus cycle, this data is transferred to the addressed register after the microprocessor operation is completed.

## POWER CONTROLLER INTERFACE

The power controller interface, functioning as a general purpose interface, uses four pins to provide control to and accept status from an external device used to transfer power over the CCITT compatible S or U interfaces. Two pins are inputs, one is an output and one is configurable as either an input or output. The bidirectional line defaults to the input mode on power-up. This interface also can be used to indicate SLD status.

## SUBSCRIBER LOOP INTERFACE

The subscriber loop interface may be operated in either of its main modes; S or ELD. The primary mode is operating as an S transceiver. In this mode the 29C53 provides an internal driver for transformer coupled interface for 4 wire applications conforming to CCITT recommendation I.430.

The subscriber loop interface in the S interface mode is coupled through external pulse transformers to standard telephone-type twisted pair cables. One pair is used for transmit and the other for receive.

The 29C53, functioning as a subscriber loop interface master in a multidrop application, can interface with up to eight slave 29C53's. In this multiplexing operation, when a slave wishes to initiate a data transfer to the master, it requests, gains access, and transfers the data in accordance with the D-channel line access protocol defined in CCITT recommendation I.440.

### EXAMPLE: ISDN EXCHANGE OVERVIEW

The 29C53 transceiver can be used in a number of applications, in a digital PBX or central office system. In the typical ISDN exchange illustrated in Figure 4, the 29C53 is used in the voice/digital work station, on the digital line cards in the PBX, in the local data multiplexer to the PBX, and in the network terminator NT1. These applications are typical examples to illustrate potential uses of the 29C53 and are not intended to depict actual detailed applications.




Figure 4. Typical ISDN Exchange Configuration

### 4-WIRE DIGITAL LINE CARD

The digital line card interfaces up to eight digital subscribers with the PBX backplane. In this application, the line card consists of up to eight 29C53 transceivers, a 2952 line card controller, and an 80C51 microprocessor.

The digital line card interfaces with two TDM highways and an HDLC line on the PBX backplane through the 2952. The 2952 inserts its data in the assigned time slots on either TDM highway under software control and can accept data from any time slot on either highway. The B1 and B2 channels, voice/data information from the TDM highways, are directly coupled through the 2952 and 29C53 to the subscriber equipment. Control of the interface and time slot allocation is determined by the PBX central processor, and central processor control information is coupled to the 2952 over the HDLC backplane interface or interleaved on the TDM highways. In addition to making the TDM time slot assignments, inputs from the central processor can be used to set up the 2952 and the 29C53s, to pass commands and data to the 80C51 and pass D-channel command information for the subscriber equipment through the 80C51 to the 29C53. The 80C51 also can receive command information from the TDM backplane via the 2952 or directly from the central processor through the backplane.

The 2952 derives its timing from the PBX backplane and functions as the SLD interface master. In this capacity, the 2952 multiplexes up to eight digital subscribers to the PBX backplane through the generation of the SLD timing and control signals.

The 29C53 provides a 4-wire CCITT ISDN S interface with the voice/data digital subscriber equipment. In this capacity, it serves as the S subscriber loop interface master relaying the B1, B2, and D-channel information between the line card and the subscriber equipment. This digital line card can also be used as a multipoint control for data/data transfers through B1 and B2 channels.




Figure 5. 4-Wire Digital Line Card

## VOICE/DATA WORK STATION

The 29C53 transceiver in a voice/data work station enables this work station to interface with a digital PBX. In this example, as illustrated in Figure 5, the work station includes a 29C53, an 80186 microprocessor, RAM and ROM memory, an 8274 multi-protocol serial controller, communication interface logic, a 29C50 combo, and a VSDD video color monitor controller.

The 80186 serves as the heart of the work station as well as handling the data portion of the voice/data telecommunications interface. In the transfer of digital data, the 8274 packetizes the digital data, provides the serial/parallel interface and provides the DMA handshake interface with the 80186 for efficient data block transfers. In this operation the 8274 extracts the data from the B2 channel on the SLD highway and also places the data on the SLD B2 channel. In addition, the 8274 buffers the data, performs the serial/parallel and parallel/serial conversions required to interface the 29C53 with the microprocessor bus, and notifies the 80186 when it is ready to transmit or has received data initiating a DMA transfer. The 29C53 power controller interface is programmed to provide status for the data on SLD; the interface logic allows multiple slaves to share the SLD line. The 29C53 now frames the data (B2) for SLD highway insertion and removal. The 29C50 interfaces the B1 voice channel with the subscriber handset on the workstation.

In the work station operations the 8255 and keyboard accept user inputs and enable the 80186 to store them until required. The VSDD interfaces a color monitor with the microprocessor bus. In this operation the VSDD manages and controls the data display refresh memory. It also provides the work station with pixel orientated, high resolution, color, alphanumeric and graphic display capability. The work station ROM memory stores the operating system while the RAM memory stores programs and data.

The 29C53 serves as the S subscriber loop interface and it receives its instructions from the PBX digital line card via the D-channel through the 29C53 parallel microprocessor interface to the 80186. On receiving a voice select command the 80186 programs the 29C53 to pass B1 voice information to the 29C50. The 8274 also instructs the 80186 when the 29C53 is ready to transmit or receive digital data. During transmit, the 80186 transfers data from RAM memory to the 8274. During receive, the 80186 transfers data from the 8274 to the RAM memory.




Figure 6. Voice/Data Work Station

## LOCAL DATA MULTIPLEXER

The local data multiplexer interfaces up to eight 19.2 kb/s terminals with the PBX over a single 4-wire S interface loop without the need for statistical multiplexing. In this application, the local data multiplexer uses up to eight 8256 MUART's, a serial/parallel shift register, an 80186 microprocessor, RAM and EPROM memory and a 29C53 transceiver.

In this local data multiplexer, two blocks of memory are reserved for each terminal; a transmit buffer memory and a receive buffer memory. The 80186 controls the data transfers between the MUART's and the buffer memory. When a MUART requires data for its terminal, it interrupts the 80186 and the 80186 transfers data from the appropriate data buffer to the MUART. When a MUART receives a character from its terminal, the MUART interrupts the 80186 and the 80186 transfers the character from the MUART to the appropriate buffer memory.




Figure 7. Local Data Multiplexer

The serial/parallel register extracts data from and places data in the SLD B1 and B2 channels providing 128 kb/s throughput. In addition, it buffers the data, performs the serial-to-parallel and parallel-to-serial conversions required to interface the 29C53 with the microprocessor bus and notifies the 80186 when it is ready for a data transfer.

As in the voice/data work stations, the 29C53 serves as the S subscriber loop interface slave and receives its channel selection commands from the 29C53 in the PBX digital line card. In this application, the 29C53 transfers data on both B-channels across the SLD interface and the 80186 transfers data between the buffer memory and the 29C53, in the same manner as in the previously described voice/data work station. D channel information and 29C53 commands are passed across the 29C53 microprocessor interface.


**29C53 MULTIPOINT DATA MULTIPLEXING**

The 29C53 transceiver also can be used to multiplex up to eight ISDN T1 terminal in a multidrop configuration to a 29C53 line card in accordance with CCITT recommendation I.430. In this configuration, the 29C53 in each ISDN T1 terminal functions as the subscriber loop slave and the 29C53 in the digital line card serves as the subscriber loop master. As illustrated in Figure 8, the eight terminals can be connected on a line up to approximately 200 meters long. The eight terminals also can be connected on a line up to 500 meters long provided, the eight terminals are within 30 meters electrically from each other.

In transmitting information to the terminals the 29C53 master transmits the information in a CCITT I.440 LAP.D environment. This protocol assigns the B1 and B2 channels to the appropriate terminal.

The master 29C53 in addition to passing a D-channel message on to the line card controller, echoes the message back to the slave 29C53 on the E-channel. The slave 29C53 compares this E-channel input with the transmitted D-channel message. Should the slave detect an echo error, it halts the transmission, notifies the local microprocessor to retransmit the message, and monitors the loop to initiate another transmit operation.

A slave 29C53 requests access to the master in accordance with D-channel line access protocol defined in CCITT recommendation I.440. When an ISDN T1 terminal wishes to transmit data to the line card, the slave 29C53 monitors the received D-echo channel to determine if the D-channel is available. On determining that this channel is available, the terminal requests and gains access of the subscriber loop. On gaining access, the terminal transmits the message through its slave 29C53 to the master 29C53.



**Figure 8. Multipoint Data Multiplexing**

A variety of higher level protocols can be used to transfer data from the 29C53 master to the slaves. These protocols may be packet switching or multiframing. In a packet switching protocol, each slave may be assigned a distinct address. In accessing a terminal, this address is included in the message headers. In a multiframe protocol, the AF pulse can serve as a start pulse. The master 29C53 inserts the AF pulse in the first frame in a predetermined block of frames. Each terminal is assigned a particular B-channel frame in the sequence. The protocol at the master 29C53 inserts the data for each terminal in the appropriate frame and the terminals protocol extracts the data from the assigned frame.

## NETWORK TERMINATOR (NT1)

The network terminator interfaces a voice/data workstation with a 2-wire digital central office or remote multiplexer unit (RMU). This terminator consists of a U transceiver, a 29C53 transceiver and power control circuit.

The 29C53 interfaces with the subscribers voice/data work station over its 4-wire S interface loop and interfaces to the U transceiver via the ELD interface. The U transceiver interfaces with the existing 2-wire central office wire plant. The central office transfers date (B1 + B2) and control information (D) through the U transceiver and 29C53. The control information for the network terminator comes from the line terminator and end terminator (LT and ET respectively). Remote control and status information may be transferred to and from this NT1 network termination over the U and ELD interface's C-channel under the control of the line card microprocessor.




Figure 9. Network Terminator NT1



October 1984

**iATC 29C55 CITC  
COMMUNICATIONS INTERFACE  
TRANSCIVER/CONTROLLER  
ARCHITECTURAL OVERVIEW**



**IATC 29C55 CITC  
COMMUNICATIONS INTERFACE  
TRANSCEIVER/CONTROLLER**

- 2 Wire Digital Transceiver
- 144 KB/S Data Transfer Rate
- Microprocessor Interface
- Microprocessor FIFO Buffers
- Synchronous Serial Port
- SLD Interface Compatible
- Complete Interrupt Structure
- Master/Slave Modes
- Programmable Power Down Mode
- Low Power CHMOS

**FEATURES/BENEFITS**

- 2 wire full duplex point-to-point digital baseband transceiver; can be used in telecom PBX/digital subscribers or datacom point-to-point modem applications
- CHMOS; low power consumption
- Power down mode; even lower power consumption when not operating.
- Synchronous serial port; allows external protocol handling with the transceiver transparently receiving/transmitting.
- 144K bits/sec effective data transfer rate; high throughput voice/data, voice/voice or data/data information transfer
- Master/slave modes of operation; same part operates on both ends of line interface
- Microprocessor interface; interfaces to MCS 48, 51, 85, and 86 families
- SLD interface; directly compatible with iATC Telecom product family
- FIFO buffers; buffers data transfers to and from the microprocessor for line interface D and B channel communication
- Complete interrupt structure; transceiver to microprocessor error and status information keeps system software updated without the need for polling




Figure 1. 29C55 Overview Diagram

## GENERAL DESCRIPTION

The 29C55 is the first transceiver in the iATC family, and the 29C55 allows the extension of digital functions such as integrated voice and data, directly into the subscriber equipment with a high speed, 2-wire digitally encoded data transfer. The 29C55 is a 28-pin device which, when used with the 29C51, 2952 and a  $\mu$ P, implements a flexible point-to-point digital voice/data system primarily intended for PBX application. It also includes a terminal-to-terminal mode which allows general data communication applications. The 29C55 incorporates transceiver and digital interface functions which may be programmed for use at either end of the loop (PBX or telephone instrument). The 29C55 has four interfaces, a digital SLD 29CX iATC Telecom interface, a 2-wire analog line interface, a general purpose digital synchronous serial interface, and an MCS compatible microprocessor interface. The 29C55 requires a line card based microprocessor attached to its microprocessor interface to control loop acquisition and initialization. (Refer to overview diagram Figure 1.) The internal architecture has an MTU, master timing unit, that controls all internal information transfer on the parallel data/control/address highway. Also the 29C55 has an internal loop acquisition control timing unit for automatic loop acquisition.




Figure 2. 29C55 Block Diagram

## LINE INTERFACE OVERVIEW

The 29C55 transfers data at 144kb/s over twisted pair loops. Line data over the twisted pair is formatted into two 64kb/s B channels and a 16kb/s D (signaling or data) channel.

The line interface section of the 29C55 contains the transmitter and receiver which are used for communication over the twisted pair. The transmitter section constructs the frame to be transmitted from the various programmed data ports, encodes the data and drives the line. The receiver has a filter, a memory mapped echo cancellor, and a descrambler. (Refer to block diagram Figure 2 for 29C55 interface relationships.)

The scrambler/descrambler section guarantees data reception without accidental cancellation when both transmitted and received data streams are identical. The memory mapped echo cancellor cancels both near and far end echo's caused by wire gauge changes, bridge taps, and the terminating impedance. Penalties for wire gauges changes and bridge tap limitations will be detailed in a future data specification.

Chip timing is derived via a Xtal Controlled Phase Locked Loop which locks to either of two time bases, depending on what mode the device is programmed in. The PLL signal choice is automatically selected when the transceiver is programmed as a slave or master. When programmed as a slave, the VCO is locked to the SLD interface; when programmed as a master, the VCO is locked to the line interface.

## MICROPROCESSOR INTERFACE OVERVIEW

A standard parallel processor interface is provided for both control and monitoring of the 29C55 functions as well as data handling. All control and configuration registers are directly addressed, and can be read from and written to.

The microprocessor interface has two FIFO buffers for both communication directions, each 18 bytes deep, and a complete interrupt scheme. The FIFO's are used to buffer B1 + B2 or B2 or D channel information, and the interrupt scheme notifies the microprocessor of serial I/O, FIFO, and line interface status and error conditions.


## SYNCHRONOUS SERIAL PORT OVERVIEW

The third port is a digital synchronous serial port controlled by the 29C55. The serial I/O frame clock and bit clock are generated on chip. The data rate is controlled by the selected channel (D, B2 or B1 + B2) at either 16kb/s, 64kb/s, or 128kb/s between an external device and the synchronized internal data structure.

## SLD INTERFACE OVERVIEW

The SLD has a 512kb/s bi-directional serial interface which is used by the iATC component family and is the iATC communication backbone. This interface is a three wire interface; a data lead (SLD), direction lead (SDIR), and clock lead (SCL). (See SLD block diagram Figure 3 for details.)

The SLD interface is controlled by the master SLD device, that is, the master SLD device generates the SCL and SDIR lead signals. Data information is passed bi-directionally using a TCM transmission technique to the slave device. This digital port is double buffered, allowing asynchronous to/from data transfer. The 29C55 is a master on the SLD in the digital subscriber, and an SLD slave on the line card.



**Figure 3. SLD Block Diagram**

## APPLICATION OVERVIEW

The following application examples illustrate, in greater detail, the application overview example shown in Figure 4. In an ISDN environment, the central office services, in the form of an intelligent remote multiplexer unit, will be distributed to handle voice, as well as, growing digital data traffic. This implies that future central office architectures will include a distributed, remote multiplexer to locally handle voice as well as data traffic. The RMU can handle both public and private subscriber needs, and the 29C55 can handle both data/voice, as well as, data/data transmission requirements. The RMU switch in this overview could also be a PBX switching system. These applications are typical examples to illustrate potential uses of the 29C55 and are not intended to depict actual detailed applications.





Figure 4. Application Overview

**REMOTE MULTIPLEXER UNIT DETAILS**

The line card can handle up to eight digital subscribers in the RMU as well as general switching systems. The information transferred to the subscribers can be voice/voice for three party conferring, or voice/data for ISDN terminal applications. The 80C51 handles all D Channel encoding to the digital subscriber from the HDLC control highway, or from interleaved information on PCM No. 1 or No. 2 highway. The 80C51 also initializes the 2952 and 29C55, and assists the 2952 in time slot assignment management.

The call processing controller receives control and signalling information from the central office across a carrier's time slot(s) interleaved on one of the external carriers and then across internal PCM highways through a carrier synchronization circuit. The 80186 manages all resources, and through the same 2952, passes control/signalling information to the line card 80C51's through the local line card 2952.



**Figure 5. Remote Multiplexer**

At 4.096mb/s, the internal PCM highways can handle 128 time slots. Each 2952 can access all time slots on both of the PCM highways, therefore, the RMU does not need a separate space/time switch card if the following design requirements are met:

- If the blocking ratio is 1:1, 128 analog subscribers or 64 digital subscribers can be connected minus any time slots used for signalling, tones, music, etc.
- This implies five T1 carriers can be connected to the RMU, or four PCM 30 carriers for no transmission blocking.
- Both PCM's transmit and receive paths must be tied together.

## LOCAL DATA MULTIPLEXER DETAILS

Eight 19.2kb/s RS232C terminals can be handled by one 29C55 transceiver without the need for statistical multiplexing. Bandwidth considerations require that the 29C55 handle 16 bytes bi-directionally in the time that it takes 8 19.2kb/s terminals to transfer one byte to/from the multiplexer. Eight terminals require that the 8256 MUARTs be polled every 0.5 msec when the character's are 10 bits each, and the terminals are transmitting at 19.2kb/s. The 29C55 can transfer 2 bytes every 125 microseconds, or 8 bytes every 0.5 msec. Statistical multiplexing allows further terminal concentration with one 29C55 based multiplexer.

The 80186 has DMA capability, and this capability can be used to efficiently transfer data to/from RAM and 8274. The 8274 can be used as a B1 + B2 channel data protocol handler, and can be synchronized by the 29C55 transceiver serial port. D channel signalling and control is transferred through the 29C55 parallel interface, buffered by the internal FIFOs, decimated/collated, and transferred/interlaced in the line interface. D channel bandwidth can be used for switch is then further encoded by the 80186 and transferred to the terminals in the form of control command, and signalling messages. The 80186 can be used as a message buffer controller between the terminals and the switch using the D channel.





Figure 6. Load Data Multiplexer

## ISDN TERMINAL DETAILS

The 29C55 used in this configuration is a telecom device with the SLD interface connected to a 29C50, the programmable codec/filter. The 29C55 is treated as a peripheral to the local microprocessor. The local microprocessor, 80C51, configures the 29C50 through the 29C55 with information obtained from local memory or from the linecard via the line interface; the 29C50 has the codec/filter functions and is the slave to the 29C55 SLD master.



**Figure 7. ISDN Terminal**

The 8044 acts as a D channel programmable protocol controller, and provides an interface to LCDs, pushbuttons, keypad matrixes, LEDs and telemetry inputs from a line card D channel controller. The 8044 has to be polled by a switching system. The 8044 could handle a part of the HDLC LAP D protocol as a D channel protocol controller example.


The 80C51 is a data rate adapter for RS232C terminals and a keyboard interface. If high speed data rates (128kb/s with B1 + B2) are required for terminal data transfers the 80C51 can program the 29C55 to route both B1 + B2 through the parallel port, temporarily rerouting B1 traffic away from the SLD interface. Likewise, if three party conferencing is required, B1 + B2 can be routed through the SLD interface temporarily away from data services through either the serial or microprocessor port.

**NOTE:** This configuration has all CMOS parts, and could be powered by the PBX. Because some applications require continuous voice information transfer regardless of local power failure, the RS232C serial information and the 29C55 serial port could be optically isolated and powered by the external terminal.

## iATC 29C53 DIGITAL LOOP CONTROLLER

- 4-Wire Full Duplex Digital Transceiver
- CCITT I.430 "S" Interface Compatible
- ISDN Basic Rate 144K Bit Per Second
- D-Channel Processing Support
- Point-To-Point or Point-To-Multipoint Bus Configuration
- Same Device Used at Both Ends of Loop
- Exceeds 1K Meter Range
- iATC Standard SLD Interface
- MCS Standard Microprocessor Interface
- Peripheral Interface/Status Port
- Low Power, High Density CHMOS
- Single +5 Volt Supply

The Intel Advanced Telecommunication Component (iATC) 29C53 Digital Loop Controller (DLC) is a 4-wire transceiver/controller that is CCITT I.430 compatible and can function at either loop end. This part has integrated those features which are pertinent to the transceiver function; yet it offers efficient interfacing to other system components such as combos, line card controllers and MCS microcontrollers through the SLD and microprocessor interface ports. It is primarily intended for use in Integrated Services Digital Networks (ISDN) as a basic rate digital data transceiver which transfers data at 144 Kbps as three separate channels—two 64 Kbps digitized-voice/data channels (B-channels), and a 16 Kbps signaling/data channel (D-channel). The B- and D-channel routing along with D-channel processing (packetization) is programmable through either the microprocessor or SLD interface ports. The 29C53's loop interface uses a 100% pulse-width pseudo-ternary inverted line code similar to Alternate Mark Inversion, which meets CCITT's "S" interface recommendations. It is capable of interfacing with up to eight 29C53s in a passive or extended bus configuration as well as point-to-point.



**Figure 1. 29C53 Pin Configurations**



Symbol	Pin No.	Function
V <sub>CC</sub>	8	<b>POSITIVE SUPPLY:</b> Input voltage is +5V ±5%.
V <sub>SS</sub>	22	<b>GROUND:</b> 0V
CLK	23	<b>MASTER CLOCK:</b> The 3.84 MHz system clock input is the reference for the loop and the SLD interface.
Res	7	<b>RESET:</b> (Active high input). A high level on this pin initializes most control registers and places most interface outputs in a high impedance state. Operation begins when the high level is removed.
LX <sup>+</sup> , LX <sup>-</sup>	13, 14	<b>POLARIZED TRANSMIT LOOP INTERFACE PINS:</b> These pins will directly drive the twisted pair line through a 2.5:1 line transformer. The transmitted line code is similar to alternate mark inversion.
LR <sup>-</sup> , LR <sup>+</sup>	15, 16	<b>RECEIVE LOOP INTERFACE PINS:</b> The receiver is not sensitive to polarity.
SLD	2	<b>SUBSCRIBER LINE DATALINK:</b> This pin transfers serial data between the 29C53 and other SLD based components (e.g., 29C51, 2952, 29C55, etc.).
SCL	4	<b>SUBSCRIBER CLOCK:</b> 512 KHz signal may be either generated or received by the 29C53. This signal clocks the data on the SLD pin.
SDIR	5	<b>SUBSCRIBER DIRECTION:</b> An 8 KHz signal may be either generated or received by the 29C53 to indicate SLD data direction and framing. A high level indicates and enables master to slave transfer; a low level indicates slave to master transfers.
$\overline{CS}$	3	<b>CHIP SELECT:</b> (Active low input). A low level on this pin enables the 29C53 bus interface for the next bus cycle. The value is latched by the falling edge of ALE.
$\overline{RD}$	10	<b>READ STROBE:</b> (Active low input). When low, data is transferred from the selected register to the data pins AD (0–7). When no local microprocessor is connected, this pin should be tied to V <sub>SS</sub> .
$\overline{WR}$	9	<b>WRITE STROBE:</b> (Active low input). When $\overline{WR}$ changes from low to high, data on pins AD (0–7) is latched into the 29C53. When no local microprocessor is connected, this pin should be tied to V <sub>SS</sub> .
AD (0–7)	19–21, 24–28	<b>ADDRESS/DATA PINS:</b> This is a standard MCS microprocessor bus used to transfer address and data between the local microprocessor and the internal registers of the 29C53. When a local microprocessor is not used, these pins should be tied to V <sub>SS</sub> .
ALE	6	<b>ADDRESS LATCH ENABLE:</b> Address is latched from AD(0–7) on falling edge of this signal. State of $\overline{CS}$ is also latched at this time.
$\overline{INT}$	1	<b>INTERRUPT REQUEST:</b> This is an open drain active low output. (See text for the interrupt conditions.)
P1, P2	18, 17	<b>PERIPHERAL INTERFACE INPUTS:</b> These are standard CMOS high impedance inputs that are sampled at a 4 KHz rate (once per “s” frame). The sampled data is stored in the LPS register (bits 5 and 6). If any peripheral input bits have changed value since the previous frame, an interrupt condition is indicated; only present status is available.
P3	12	<b>PERIPHERAL INTERFACE INPUT/OUTPUT PIN:</b> When configured as an input, this pin has the same characteristics as P1 and P2. The sampled data is stored in the LPS register (bit 7). When programmed as an output, this pin outputs the data stored in the PEC register (bit 1). The pin is configured by bit 2 of the PEC register. An alternate function of this pin and P4 is to indicate the status of the SLD interface. See the section on the SLD interface.
P4	11	<b>PERIPHERAL INTERFACE OUTPUT PIN:</b> This pin outputs data stored in the PEC register (bit 0) or SLD status.




Figure 2. 29C53 Block Diagram

270097-3

## 29C53 FUNCTIONAL DESCRIPTION

The 29C53 Digital Loop Controller is a multi-channel ISDN transceiver which provides a multiplicity of advanced communication functions and services. The 29C53 allows the extension of digital voice and data directly to subscriber equipment over a 192 Kbps baseband 4-wire serial interface. The 29C53 is a 28-pin device which, when used with the iATC 29C51, 2952 and a microprocessor implements flexible point-to-point or point-to-multipoint CCITT I.430 compatible voice/data communications. It is primarily intended for use in PBX's and ISDN terminal equipment.

The 29C53 may be incorporated at either end of a subscriber loop interface (at the line card or digital telephone/terminal). As shown in Figure 2, the 29C53 has four separate interfaces: a serial SLD iATC Telecom system interface; a parallel peripheral interface; a parallel microprocessor interface and a 4-wire CCITT compatible S-interface (subscriber loop interface).

## THE BLOCK DIAGRAM

Figure 2 represents a block diagram of the 29C53. Its three major blocks, the line interface unit, the D-channel processor and the SLD interface unit are interconnected by two buses. The parallel bus (P-bus) is used to transfer processed D-channel data and general status and control information while the serial bus (S-bus) is used to transfer B-channel data and unprocessed D-channel data between the line interface unit and the SLD interface unit.

The SLD interface unit consists of shift registers and serial to parallel converters. Data from both the S-bus and the SLD interface is stored here in appropriate parallel registers before it is loaded into shift registers and passed on. All of the timing circuitry for the SLD interface is located here. This block also contains a command processor which is responsible for controlling the functionality of the chip.

The D-channel processor has three major sections. An HDLC section performs some of the basic LAPD protocol functions such as zero insertion or deletion, flag recognition or insertion for frame delineation, abort flag recognition, idle state transmission, and end of packet frame check sequence for both data directions. The FIFO section consists of two 32-byte buffers, one for transmit and one for receive. The control and status section monitors the FIFO data levels and the HDLC section for progress. Interrupts or requests for service may be generated for conditions such as a full or empty FIFO, loss of sync, frame check error, overflows and aborts.

The line interface unit contains the line drivers and receivers for the S interface. Connection is made to the transmission lines through a 2.5:1 line transformer. Formatting, timing and synchronization are also provided here. The receiver includes filters, AGC circuitry, threshold detectors and a loop delay shift register. The loop delay shift register maintains the proper internal frame relationship regardless of loop length (it allows extra propagation delay time for long loops or line repeaters). The received D-channel bits are logically looped back to create the E-channel bits in an NT application through the E-channel circuitry.

The microprocessor interface circuitry allows the 29C53 to function as a peripheral to an MCS microcontroller. The internal P-bus actually becomes an extension of the microcontroller's bus. All internal registers are directly accessible.

The spare bits processing block provides access to all the miscellaneous bits in the S frame except for the framing bits and the balance bits. When spare bit functions become defined, they can be easily monitored and modified.

The peripheral interface circuitry provides an auxiliary port for controlling auxiliary peripherals such as power controllers, etc.

## SLD INTERFACE

The SLD interface provides half-duplex 512 Kbps communication with other devices incorporating SLD interfaces (such as line card controllers and codec/filters). Of the 256 Kbps in each direction, 128 Kbps is dedicated to voice/data channels B1 and B2. The remaining bandwidth is used for the D-channel data and various control and status transfers depending on the exact application.

As shown in Figure 3, the SLD interface consists of three lines: the SLD bidirectional data line; the 512 KHz SCL clock line; and the 8 KHz SDIR data direction line. SLD data is updated on the rising edge of SCL and is latched on its falling edge. The 125  $\mu$ s SLD frame period consists of 32 bits transferred in master to slave direction followed by 32 bits in the slave to master direction. The 32 bits compose four 8-bit bytes in the following order: B1 and B2 (voice or data bytes); C (control byte); and S (signaling or status byte). Unprocessed D-channel data may be transported over the S-byte in bits 0 and 1, or over the B2 byte.

The 29C53 can be operated as an SLD master or slave. As an SLD master, it generates the SCL and SDIR signals. When SDIR is high, the SLD pin outputs data. As a slave, it receives SCL and SDIR sig-

nals and SDIR enables the SLD output driver when it is low. The SLD bus is always active; no powered-down or inactive mode is defined.

In a network termination (NT) application (line card), whether a microprocessor is connected to the 29C53 or not, the SLD control and signal bytes may be used for 29C53 configuration and D-channel transfers. The command bytes are interpreted and executed by the 29C53's command processor circuit. The command processor generates internal P-bus cycles to carry out those commands. Internal prioritization resolves P-bus collisions between microprocessor-interface generated and command-processor generated cycles. In case of collisions, the microprocessor interface has higher priority to minimize access time but both cycles will be completed.

**"S" TRANSCEIVER**

The 4-wire "S" transceiver circuit in the 29C53 conforms to CCITT recommendation. I.430. This transceiver provides the internal drivers for transformer coupling to standard telephone type twisted pair cables.

The "S" transceiver line code is 100% Pseudo-Ternary Inverted code which is similar to Alternate Mark Inversion, except that logical ones are transmitted as spaces, logical zeros as marks. A space has a nominal differential voltage of zero volts. Marks may be either positive or negative differential signals,

nominally 0.75 volts in amplitude. Marks alternate polarity except when a "code violation" is created for establishing frame reference timing.

The nominal bit rate is 192 Kbps. Figure 4 shows the frame structure. The 250  $\mu$ s frame transfers two octets of B1, B2 and four bits of D data. The E bits in the master to slave direction, echo received D-channel data. The "S" interface slave compares the receive E-channel data to its transmitted D-channel data for D-channel contention as defined in CCITT recommendation I.440. If these bits do not agree, then the slave will abort its transmission effort. The S, FA, and N bits are all accessible and programmable.

The activation protocol described in I.430 is supported by the 29C53. An inactive receiver can achieve bit synchronization to an incoming signal with approximately 30 mark-mark transitions. Info 2 or 3 frame alignment is not officially recognized until reception of 16 frames, to allow settling of the 29C53's adaptive receive data thresholds. The full activation sequence will complete in approximately 10 ms.

The 29C53 is not sensitive to the polarity of the wire pair connected to LR+ and LR-. Marks are always interpreted as zeros and framing relies on violations; not on absolute polarity. System configurations may dictate that care be taken in connecting the LX outputs. In a multi-drop bus configuration all TE transmitters must be connected with the same polarity so that positive mark to negative mark contention does not take place in the framing and D-channel bits.




Figure 3. SLD Interface




Figure 4. The S-Interface Frame Structure

The 29C53, functioning as an "S" interface master in a multi-drop application, can interface with up to eight slave systems. In this multiplexing operation a slave initiates a data transfer to the master, by requesting access and transferring the data in accordance with the D-channel line access protocol (I.440). Figure 5 shows typical applications of the 29C53.

The frame alignment timing diagram Figure 6(b) shows the relationship of the "S" interface data to the SLD data. Figure 6(a) shows the block diagram used for the timing diagram. The top timing diagram shows the transmitted "S" data stream from the network terminator (master). The dotted lines depict up to 20 μs propagation delay to the "S" receiver at the terminal equipment (slave) end. The terminal equipment's transmitted "S" interface frame is designed to have a fixed 2-bit frame alignment delay from that of its received frame. The adjustment for loop propagation delay is accounted for in the network terminator's receive circuitry (loop delay section of block diagram). The loop delay circuitry will compensate for up to 10 bit periods of round trip propagation delay which allows line repeaters to be placed in a loop that is several thousand meters long.

**MICROPROCESSOR INTERFACE**

This interface is designed to operate with standard Intel 8-bit microprocessors such as the MCS®-48, MCS-51, MCS-85 and iAPX-86 families. All of the 29C53's internal registers are accessible and most are available by a single microprocessor cycle access.




Figure 5. 29C53 Bus Configurations




Figure 6(a). Frame Alignment (Block Diagram)

The maskable interrupt pin, on this port, is activated by the following interrupt status features: D-channel errors; loss of sync on "S" loop; change in spare bits or peripheral interface data; FIFO data transfer requests.

Alternatively, the 29C53 can operate in the stand-alone mode in line card and NT applications. This mode is determined on a power-up condition or after a reset, provided all the microprocessor interface pins have been tied to  $V_{SS}$ , except for the interrupt pin.

**PERIPHERAL INTERFACE**


The peripheral interface uses four pins to provide control to, and to accept status from, external devices. Two pins are inputs, one is an output and one is configurable either as an input or an output. The

configurable pin defaults to the input mode on power up.

The peripheral interface can also be used to indicate SLD status. Figure 7 shows the timing diagram of P3 and P4. B1, B2 and D-channel data on the SLD pin can be selected or gated by using these signals. As noted on the P3 timing, the D-channel is imbedded in the last two bits (0, 1) of the signaling byte.

**INTERNAL CONTROL AND STATUS REGISTERS**


All of the 29C53's internal control and status registers may be accessed through the microprocessor interface or through the SLD interface. When a microprocessor accesses a register, the address and CS inputs are latched on the trailing edge of ALE.



**NOTE:**  
Status indicators are activated by the SST Bit in the PEC Register

Figure 7. 29C53 SLD Status Indicators


Figure 6(b). Frame Alignment (Timing Diagram)



**Op Code Table**

OpCode	Operation	Argument
000	Reserved For Status Poll (Call Verify) By Master	—
001	Single Byte Transfer To Slave	Reg Adr
010	Prepare Single Byte For Transfer To Master	Reg Adr
011	Multiple-Byte D Data Transfer To Slave	# Bytes
100	Multiple-Byte D Data Transfer To Master	Max # Bytes
101	Multiple-Byte Configuration Transfer To Slave	# Bytes
110	Multiple-Byte Status Transfer To Master	# Bytes
111	Reserved For Status Poll (Call Verify) Tail & Idle	—

In an SLD access, the 29C53 receives a control byte containing an operation code and an argument. The three most significant bits contain the operation code and the remaining five bits contain the argument. The operation code defines eight transfer types.



The 3-bit operation code in the control byte from the line card controller should normally be 111, indicating the idle state. The transferring of data to and from the 29C53 is accomplished by indicating the type and the number of bytes to transfer in a non-idle control byte. When a polled response is requested, the 29C53 responds to the poll operation code 000. This can be used for the transfer of one or several bytes of information.

The register table below identifies the address of each 29C53 register. The status registers are read-only registers while all control registers are read/write registers. Because all the register addresses do not fit into the 5-bit address space, a register test mode has been included which permits reading the contents of control registers at addresses which normally are status registers. Where no register is assigned a location in the register test mode, the normal status register located at this address is read.

The D-channel block transfers from the 29C53 to the line card controller preface the data bytes with a

byte header specifying the number of following bytes (less than or equal to the maximum specified) and the status of the packet they belong to. All transferred data bytes belong to the same packet; the transfers occur until the selected number of bytes are transferred or an EOP (end of packet) is detected. The EOP may occur even when there are additional bytes in the FIFO. The header byte contains the byte count in the lowest five bits and the status in the upper three bits.

Data transfers within the 29C53 cannot be made in both directions simultaneously. Multiple commands and data bytes may follow each other directly from the line card controller to the 29C53 if the previous command has been fully executed.

It is possible to fully configure the 29C53 over the SLD interface, as is done with analog per-line components. Provisions are also made to perform this transfer at a 2 byte-per frame rate using both the C and S bytes of the SLD. The first control byte of a configuration transfer to the 29C53 specifies the type of operation to be performed and the number of data bytes to follow. The system interface command unit loads the internal registers with the information as it is received. When the specified number of data bytes have been transferred, the 29C53 assumes the next input is a control byte.

The order of the bytes in a configuration or status block transfer is determined by the addresses of the internal registers. A multiple-byte transfer, beginning with register 00H, transfers the data to or from that register and increments the address counter.



**Table 1. 29C53 Registers**

<b>Address</b>	<b>Access</b>	<b>Symbol</b>	<b>Name</b>
00000	RD	IXS	Interrupt Status
00000	WR (RT)	IMR	Interrupt Mask
00001	RD	DPS	D-Channel Processor Status
00001	WR (RT)	DPC	D-Channel Processor Control
00010	RD	LPS	Loop and Peripheral Interface Status
00010	WR (RT)	LCR	Loop Interface Control
00011	RDWR	PEC	Peripheral Interface and E-Channel Control
00100	RD	RFN	Receive FIFO Status - # of Bytes Used
00100	WR (RT)	SCR	SLD Interface Control
00101	RD	XFN	Transmit FIFO Status - # of Free Bytes
00101	WR (RT)	SDC	SLD Data Transfer Configuration
00110	RD	SBR	Spare Bits Receive Status
00110	WR (RT)	SBX	Spare Bits Transmit
00111	RDWR	LLB	Loop Interface Loopback Control
01000	RD	RFO	Receive FIFO Output
01001	WR	XFI	Transmit FIFO Input
01010	RDWR	GCR	General Command Register
01011	RDWR	DPR	D-Channel Priority Counter
01100	RDW	RFIL	Receive FIFO Interrupt Level
01101	RDWR	XFIL	Transmit FIFO Interrupt Level
01110	RD	PLENH	Packet Length High Byte
01110	WR (RT)	DUTH	D-Channel Byte Counter Underflow and Overflow Threshold
01111	RD	PLENL	Packet Length Low Byte
01111	WR (RT)	DOTH	D-Channel Byte Counter Overflow Threshold
10000	RDWR	AFD	Auxiliary Frame/Multiframe Division
10001	RDWR	PSR	Position Selection
10010	RD	RSR	Receive Service Request
10011	RD	XSR	Transmit Service Request
11000	RDWR	B1LS	B1 Data in Loop to SLD Direction
11001	RDWR	B2LS	B2 Data in Loop to SLD Direction
11010	RDWR	CR	Control Byte from SLD
11011	RDWR	SR	Signaling Byte from SLD
11100	RDWR	B1SL	B1 Data in SLD to Loop Direction
11101	RDWR	B2SL	B2 Data in SLD to Loop Direction
11110	RDWR	CX	Control Byte to SLD
11111	RDWR	SX	Signaling Byte to SLD

**ABSOLUTE MAXIMUM RATINGS**

Temperature Under Bias ..... -10°C to +80°C  
 Storage Temperature ..... -65°C to +150°C  
 Voltage on any Pin ....  $V_{SS} - 0.5V$  to  $V_{CC}$  to +0.5V  
 Maximum Voltage on  $V_{CC}$   
 with Respect to  $V_{SS}$  ..... +7V  
 Total Power Dissipation ..... 500 mW

*\*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.*

*NOTICE: Specifications contained within the following tables are subject to change.*

**D.C. CHARACTERISTICS**  $V_{CC} = +5V \pm 5\%$ ;  $V_{SS} = 0V$ ;  $T_A = 0^\circ C$  to  $70^\circ C$ ;  
 Typical Values are at  $T_A = 25^\circ C$  and Nominal Power Supply Values

**DIGITAL INTERFACES**

Symbol	Parameter	Min	Typ	Max	Units	Test Conditions
$I_{IL}$	Input Leakage Current (Excluding $LR^+$ , $LR^-$ )			$\pm 10$	$\mu A$	$V_{SS} \leq V_{IN} \leq V_{CC}$
$V_{IL}$	Input Low Voltage	-0.5		0.8	V	
$V_{IH}$	Input High Voltage	2.0		$V_{CC} + 0.5$	V	
$V_{OL}$	Output Low Voltage			0.45	V	$I_{OL} = +2.0$ mA
$V_{OH1}$	Output High Voltage	2.4			V	$I_{OH} = -400$ $\mu A$
$V_{OH2}$	Output High Voltage	$0.9 V_{CC}$			V	$I_{OH} = -40$ $\mu A$

**POWER SUPPLY CURRENT (Averaged over 1 ms)**

Symbol	Parameter	Min	Typ	Max	Units	Comments
$I_{CC}(P)$	Power Down (Standby)		4		mA	SLD and CLK Active
$I_{CC}(I)$	Idle Operating Current		8		mA	Receiver, SLD, OSC Active
$I_{CC}(N)$	Normal Operating Current		20		mA	Everything is Active (Excluding (Current for Output Loads)

**A.C. Characteristics**  $V_{CC} = 5V \pm 5\%$ ;  $V_{SS} = 0V$ ;  $T_A = 0^\circ C - 70^\circ C$ ; CLK = 3.84 MHz

**RECEIVER**

Symbol	Parameter	Min	Typ	Max	Units	Comments
$V_{RD}$	Received Differential Mark Voltage	200		3000	mV	
$Z_{IR}$	$LR^+$ , $LR^-$ Input Impedance		60		k $\Omega$	Each Pin
$C_{IR}$	$LR^+$ , $LR^-$ Input Capacitance		30		pF	Each Pin

**TRANSMITTER**


Symbol	Parameter	Min	Typ	Max	Units	Comments
V <sub>XD</sub>	Transmit Differential Mark Voltage	1780		1980	mV	200 Ω < R <sub>L</sub> < 2.5 kΩ
Z <sub>OX</sub>	LX <sup>+</sup> , LX <sup>-</sup> Output Impedance		60		kΩ	Each Pin
C <sub>OX</sub>	Output Capacitance		30		pF	Each Pin
R <sub>L</sub>	Resistive Load Between LX <sup>+</sup> , LX <sup>-</sup>	200			Ω	
C <sub>L</sub>	Capacitive Load Between LX <sup>+</sup> , LX <sup>-</sup>			1500	pF	
t <sub>LD</sub>	Load Time Constant			0.5	μs	R <sub>L</sub> = 300Ω, C <sub>L</sub> = 1500 pF
t <sub>MR</sub>	Transmit Mark Rise Time			400	ns	Note 1
t <sub>D</sub>	Damping Time Constant			1.5	μs	
I <sub>XL</sub>	Source, Sink Current Limit		18		mA	
V <sub>XL</sub>	Voltage Limiting		125		%	Nominal Mark Voltage

**TIMING**

Symbol	Parameter	Min	Typ	Max	Units	Comments
J	Timing Extraction Jitter ("S" Slave Mode)	-5		+5	%	1.430 8.2.2
PD	Total Phase Deviation LX with Respect to LR	-7		+15	%	1.430 8.2.3

**NOTE:**


1. Risetime is measured as 10% to 90% for space mark transitions and 90% to 0% and 0% to 90% for mark-to-mark transitions with respect to final value.


**Figure 8. SLD Interface Timing (29C53 As Master)**
**SLD INTERFACE TIMING (29C53 as Master)**

Symbol	Parameter	Min	Max	Units
TKC	CLK to SCL Delay		150	ns
TKS	CLK to SDIR Delay		150	ns
TKDE	CLK to SLD Driver Enabled	0		ns
TKDV	CLK to SLD Data Valid		150	ns
TKDH	SLD Data Hold After Clock Edge	0		
TKDD	CLK to SLD Float		150	ns
TDVS	SLD Data Input Setup Time to SCL	50		ns
TSDV	SLD Data Hold Time After SCL	80		ns
TSSH	SLD Status Hold After SCL	80		ns
TSSS	SLD Status Setup Before SCL	80		ns

**NOTES:**

- 29C53 samples SLD input data on SCL falling edge.
- 29C53 changes SLD output data on SCL rising edge.
- 29C53 SLD out is enabled one CLK cycle after the SDIR rising edge and disabled one CLK cycle before the SDIR falling edge (as master only).



270097-10

**Figure 9. SLD Interface Timing (29C53 as Slave)**
**SLD INTERFACE TIMING (29C530 as Slave)**

Symbol	Parameter	Min	Max	Units
TCHDF	SCL High to Data Out Float		50	ns
TSHDF	SDIR High to Data Out Float		50	ns
TKDH	Output Data Hold After SCL Edge	0		
TKDV	Output Data Valid After SCL Edge		100	ns
TDVS	SLD Input Data Setup Time	50		ns
TSDV	SLD Input Data Hold Time	80		ns
TCHDE	Enable SLD Output After SCL	0		ns
TSLDE	Enable SLD Output After SDIR	0		ns
TSSH	SLD Status Hold After SCL	80		ns
TSSS	SLD Status Setup Before SCL	80		ns

**NOTES:**

- 29C53 samples SLD input data on SCL falling edge.
- 29C53 changes SLD output data on SCL rising edge.




Figure 10. Microprocessor Bus Timing

270097-12

**MICROPROCESSOR BUS TIMING**

Symbol	Parameter	Min	Max	Units
TAL	Address Setup Before ALE Trailing Edge	40		ns
TLA	Address Hold After ALE Trailing Edge	20		ns
TWW	Write Control Signal Width	100		ns
TDW	Data Setup Before WR Trailing Edge	40		ns
TWD	Data Hold After WR Trailing Edge	20		ns
TAA	ALE Pulse Width	60		ns
TWI	*Active CS Cycle Disallowed After WR	$2 \times 1/CLK$		
TRR	Read Control Signal Width	100		ns
TRD	Access Time from RD Leading Edge		80	ns
TAD	Access Time from ALE Trailing Edge		260	ns
TDF	Float Delay After RD Trailing Edge		40	ns
TCI	Active CS Cycle Time for FIFO Access	$3 \times 1/CLK$		

**NOTE:**

- \* Allow 2 extra clock cycles for GCR commands to execute.

## OTHER AVAILABLE TELECOM LITERATURE

<u>Title</u>	<u>Order Number</u>
2952 Reference Manual	270065-001
iATC 2952 Line Card Controller Reference Card	270059-001
RR-24 — 2910/2911 PCM Codec and 2912 PCM Filter	006785-001
AR-146 — A Second Generation Low Power NMOS Capacitor Channel Filter	007555-001
AR-158 — A Precision Low-Power PCM Channel Filter With W/A Chip Power	007565-001
AR-241 — Session III: Linear Circuit Techniques	210809-001



## DOMESTIC SALES OFFICES

### ALABAMA

Intel Corp.  
5015 Bradford Drive  
Suite 2  
Huntsville 35805  
Tel: (205) 630-4100

### ARIZONA

Intel Corp.  
11225 N. 28th Drive  
Suite 214D  
Phoenix 85029  
Tel: (602) 869-4980

Intel Corp.  
1161 N. El Dorado Place  
Suite 301  
Tucson 85715  
Tel: (602) 939-6615

### CALIFORNIA

Intel Corp.  
21515 Vanowen Street  
Suite 116  
Canoga Park 91303  
Tel: (818) 704-8500

Intel Corp.  
2250 E. Imperial Highway  
Suite 218  
El Segundo 90245  
Tel: (213) 640-6040

Intel Corp.  
1510 Arden Way, Suite 101  
Sacramento 95815  
Tel: (916) 920-8096

Intel Corp.  
4350 Executive Drive  
Suite 105  
San Diego 92121  
(619) 452-5880

Intel Corp.\*  
2000 East 4th Street  
Suite 100  
Santa Ana 92705  
Tel: (714) 835-9642  
TWX: 910-595-1114

Intel Corp.\*  
1350 Shorebird Way  
Mt. View 94043  
Tel: (415) 968-8086  
TWX: 910-339-9279  
910-338-0255

### COLORADO

Intel Corp.  
3300 Mitchell Lane, Suite 210  
Boulder 80301  
Tel: (303) 442-8088

Intel Corp.  
4445 Northpark Drive  
Suite 100  
Colorado Springs 80907  
Tel: (303) 594-6622

Intel Corp.\*  
650 S. Cherry Street  
Suite 915  
Denver 80222  
Tel: (303) 321-8086  
TWX: 910-931-2289

### CONNECTICUT

Intel Corp.  
26 Mill Plain Road  
Danbury 06810  
Tel: (203) 748-3130  
TWX: 710-456-1199

EMC Corp.  
222 Summer Street  
Stamford 06901  
Tel: (203) 327-2934

### FLORIDA

Intel Corp.  
242 N. Westmonte Drive  
Suite 105  
Altamonte Springs 32714  
Tel: (305) 869-5588

Intel Corp.  
6363 N.W. 6th Way, Suite 100  
Ft. Lauderdale 33309  
Tel: (305) 771-0600  
TWX: 510-956-9407

### FLORIDA (Cont'd)

Intel Corp.  
11300 4th Street North  
Suite 170  
St. Petersburg 33702  
Tel: (813) 577-2410

### GEORGIA

Intel Corp.  
3280 Ponce Parkway  
Suite 200  
Norcross 30092  
Tel: (404) 443-0541

### ILLINOIS

Intel Corp.\*  
300 N. Marquette Road, Suite 400  
Schaumburg 60172  
Tel: (312) 310-8031

### INDIANA

Intel Corp.  
8777 Purdue Road  
Suite 125  
Indianapolis 46268  
Tel: (317) 875-0623

### IOWA

Intel Corp.  
St. Andrews Building  
1930 St. Andrews Drive N.E.  
Cedar Rapids 52402  
Tel: (319) 393-5510

### KANSAS

Intel Corp.  
8400 W. 110th Street  
Suite 170  
Overland Park 66210  
Tel: (913) 345-2727

### LOUISIANA

Industrial Digital Systems Corp.  
Tel: (504) 699-1654

### MARYLAND

Intel Corp.\*  
7321 Parkway Drive South  
Suite C  
Hanover 21076  
Tel: (301) 796-7500  
TWX: 710-862-1944

### MASSACHUSETTS

Intel Corp.  
7833 Walker Drive  
Greenbelt 20770  
Tel: (301) 441-1020

### MASSACHUSETTS

Intel Corp.\*  
Westford Corp. Center  
3 Carisle Road  
Westford 01886  
Tel: (617) 692-3222  
TWX: 710-343-6333

### MICHIGAN

Intel Corp.  
7071 Orchard Lake Road  
Suite 100  
West Bloomfield 48033  
Tel: (313) 851-8096

### MINNESOTA

Intel Corp.  
3500 W. 80th Street  
Suite 360  
Bloomington 55431  
Tel: (612) 835-6722  
TWX: 910-576-2867

### MISSOURI

Intel Corp.  
4203 Earth City Expressway  
Suite 131  
Earth City 63045  
Tel: (314) 291-1990

### NEW JERSEY

Intel Corp.  
Parkway 109 Office Center  
328 Newman Springs Road  
Red Bank 07701  
Tel: (201) 747-2233

### NEW JERSEY (Cont'd)

Intel Corp.  
75 Livingston Avenue  
First Floor  
Roseland 07068  
Tel: (201) 740-0111

### NEW MEXICO

Intel Corp.  
8500 Manual Boulevard N.E.  
Suite B 295  
Albuquerque 87112  
Tel: (505) 292-8086

### NEW YORK

Intel Corp.\*  
300 Vanderbilt Motor Parkway  
Hempstead 11758  
Tel: (516) 231-3300  
TWX: 510-227-6236

Intel Corp.  
Suite 2B Hollowbrook Park  
15 Myers Corners Road  
Wappinger Falls 12590  
Tel: (914) 287-0161  
TWX: 510-248-0060

### NEW YORK

Intel Corp.\*  
211 White Spruce Boulevard  
Rochester 14623  
Tel: (716) 424-1050  
TWX: 510-253-7391

### NORTH CAROLINA

Intel Corp.  
5700 Executive Center Drive  
Suite 213  
Charlotte 28212  
Tel: (704) 568-8966

Intel Corp.  
2700 Wycliff Road  
Suite 102  
Raleigh 27607  
Tel: (919) 781-8022

### OHIO

Intel Corp.\*  
6500 Poe Avenue  
Dayton 45414  
Tel: (614) 890-5350  
TWX: 810-450-2528

Intel Corp.\*  
Chagrin-Brainard Bldg., No. 300  
23001 Chagrin Boulevard  
Cleveland 44122  
Tel: (216) 464-2736  
TWX: 810-427-9298

### OKLAHOMA

Intel Corp.  
6801 N. Broadway  
Suite 115  
Oklahoma City 73116  
Tel: (405) 948-8086

### OREGON

Intel Corp.  
10700 S.W. Beaverton  
Hillsdale Highway  
Suite 22  
Beaverton 97005  
Tel: (603) 641-8086  
TWX: 910-467-8741

### PENNSYLVANIA

Intel Corp.  
1513 Cedar Cliff Drive  
Camp Hill 17011  
Tel: (717) 737-5035

Intel Corp.\*  
455 Pennsylvania Avenue  
Fort Washington 19034  
Tel: (215) 641-1000  
TWX: 510-068-1077

Intel Corp.\*  
400 Penn Center Boulevard  
Suite 610  
Pittsburgh 15235  
Tel: (412) 823-4970

Q.E.D. Electronics  
139 Terwood Road  
Bo. 1  
Willow Grove 19090  
Tel: (215) 657-5600

### PUERTO RICO

Intel Microprocessor Corp.  
South Industrial Park  
Las Piedras 00671  
Tel: (809) 733-3030

### TEXAS

Intel Corp.  
313 E. Anderson Lane  
Suite 314  
Austin 78752  
Tel: (512) 454-3628

Intel Corp.\*  
12300 Ford Road  
Suite 389  
Dallas 75234  
Tel: (214) 241-8687  
TWX: 910-860-5617

Intel Corp.\*  
7322 S.W. Freeway  
Suite 1490  
Houston 77074  
Tel: (713) 988-8086  
TWX: 910-881-2490

Industrial Digital Systems Corp.  
5925 Sovereign  
Suite 101  
Houston 77036  
Tel: (713) 989-9421

### UTAH

Intel Corp.  
5201 Green Street  
Suite 200  
Murray 84123  
Tel: (801) 263-8051

### VIRGINIA

Intel Corp.  
1603 Santa Rosa Road  
Suite 103  
Richmond 23288  
Tel: (804) 282-5668

### WASHINGTON

Intel Corp.  
110 110th Avenue N.E.  
Suite 510  
Bellevue 98004  
Tel: (206) 453-8086  
TWX: 910-443-3002

Intel Corp.  
408 N. Millan Road  
Suite 102  
Spokane 99206  
Tel: (509) 326-8086

### WISCONSIN

Intel Corp.  
450 N. Sunnyslope Road  
Suite 130  
Chancellor Park I  
Brookfield 53005  
Tel: (414) 784-8087

### CANADA

#### BRITISH COLUMBIA

Intel Semiconductor of Canada, Ltd.  
301-2245 W. Broadway  
Vancouver V6K 2E4  
Tel: (604) 738-6522

#### ONTARIO

Intel Semiconductor of Canada, Ltd.  
2650 Queensview Drive  
Suite 250  
Ottawa K2B 8H6  
Tel: (613) 929-9714  
TELEX: 053-4115

Intel Semiconductor of Canada, Ltd.  
190 Attwell Drive  
Suite 500  
Resdale M9W 6H8  
Tel: (416) 675-2105  
TELEX: 06993574

#### QUEBEC

Intel Semiconductor of Canada, Ltd.  
620 St. Jean Blvd.  
Ponine Claire H8R 3K3  
Tel: (514) 694-9130  
TWX: 514-694-9134

\*Field Application Location





## DOMESTIC DISTRIBUTORS

### ALABAMA

Arrow Electronics, Inc.  
1015 Henderson Road  
Huntsville 35895  
Tel: (205) 837-6955

Hamilton/Avnet Electronics  
4812 Commercial Drive N.W.  
Huntsville 35895  
Tel: (205) 837-7210  
TWX: 810-726-2162

Pioneer/Technologies Group Inc.  
4825 University Square  
Huntsville 35805  
Tel: (205) 837-9300  
TWX: 810-726-2197

### ARIZONA

Hamilton/Avnet Electronics  
505 S. Madison Drive  
Tempe 85281  
Tel: (602) 231-5100  
TWX: 910-950-0077

Kierulff Electronics  
4134 E. Wood Street  
Phoenix 85040  
Tel: (602) 437-0750  
TWX: 910-951-1550

Wyle Distribution Group  
1785 N. Black Canyon Highway  
Phoenix 85023  
Tel: (602) 866-2888

### CALIFORNIA

Arrow Electronics, Inc.  
19748 Dearborn Street  
Chatsworth 91311  
Tel: (818) 701-7500  
TWX: 910-493-2086

Arrow Electronics  
9511 Ridgehaven Court  
San Diego 92123  
Tel: (619) 565-4800  
TLX: 886064

Arrow Electronics, Inc.  
521 Weddel Drive  
Sunnyvale 94086  
Tel: (408) 745-6600  
TWX: 910-339-9371

Arrow Electronics, Inc.  
2961 Dow Avenue  
Tustin 92680  
Tel: (714) 838-5422  
TWX: 910-595-2860

Avnet Electronics  
350 McCormick Avenue  
Costa Mesa 92626  
Tel: (714) 764-0061  
TWX: 910-595-1928

Hamilton/Avnet Electronics  
1175 Bordeaux Drive  
Sunnyvale 94086  
Tel: (408) 743-3300  
TWX: 910-339-9332

Hamilton/Avnet Electronics  
4545 Viewridge Avenue  
San Diego 92123  
Tel: (619) 571-7500  
TWX: 910-595-2638

Hamilton/Avnet Electronics  
20501 Plummer Street  
Chatsworth 91311  
Tel: (818) 700-6271  
TWX: 910-434-2207

Hamilton/Avnet Electronics  
4103 Northgate Boulevard  
Sacramento 95834  
Tel: (916) 920-3150

Hamilton/Avnet Electronics  
3002 G Street  
Ontario 91311  
Tel: (714) 899-9411

Hamilton/Avnet Electronics  
19515 So. Vermont Avenue  
Torrance 90502  
Tel: (213) 615-3909  
TWX: 910-349-6263

Hamilton Electro Sales  
8650 De Soto Avenue  
Chatsworth 91311  
Tel: (818) 700-6500

Hamilton Electro Sales  
10950 W. Washington Boulevard  
Culver City 90230  
Tel: (213) 658-2456  
TWX: 910-340-6364

Hamilton Electro Sales  
1361 B West 190th Street  
Gardena 90248  
Tel: (213) 558-2131

### CALIFORNIA (Cont'd)

Hamilton Electro Sales  
3170 Fulman Street  
Costa Mesa 92626  
Tel: (714) 641-4150  
TWX: 910-595-2638

Kierulff Electronics  
10824 Hope Street  
Cypress 90430  
Tel: (714) 220-6300

Kierulff Electronics, Inc.  
1180 Murphy Avenue  
San Jose 95131  
Tel: (408) 947-3471  
TWX: 910-379-6430

Kierulff Electronics, Inc.  
14101 Franklin Avenue  
Tustin 92680  
Tel: (714) 731-5711  
TWX: 910-595-2638

Kierulff Electronics, Inc.  
5650 Jilison Street  
Commerce 90040  
Tel: (213) 725-0225  
TWX: 910-580-3666

Wyle Distribution Group  
26560 Agoura Street  
Calabasas 91302  
Tel: (818) 880-9000  
TWX: 818-372-0232

Wyle Distribution Group  
124 Maryland Street  
El Segundo 90245  
Tel: (213) 322-8100  
TWX: 910-348-7140 or 7111

Wyle Distribution Group  
17872 Cowan Avenue  
Irvine 92714  
Tel: (714) 843-9953  
TWX: 910-595-1572

Wyle Distribution Group  
1151 Sun Center Drive  
Rancho Cordova 95670  
Tel: (916) 638-5282

Wyle Distribution Group  
9525 Chesapeake Drive  
San Diego 92123  
Tel: (619) 565-9171  
TWX: 910-335-1590

Wyle Distribution Group  
300 Sowers Avenue  
Santa Clara 95051  
Tel: (408) 727-2500  
TWX: 910-335-0236

Wyle Military  
17810 Teller Avenue  
Irvine 92750  
Tel: (714) 851-9958  
TWX: 310-371-9127

Wyle Systems  
7382 Lamson Avenue  
Garden Grove 92641  
Tel: (714) 851-9953  
TWX: 910-595-2642

### COLORADO

Arrow Electronics, Inc.  
1390 S. Potomac Street  
Suite 136  
Aurora 80012  
Tel: (303) 696-1111

Wyle Distribution Group  
451 E. 124th Avenue  
Thomson 80241  
Tel: (303) 457-9953  
TWX: 910-936-0770

Hamilton/Avnet Electronics  
8765 E. Orchard Road  
Suite 709  
Englewood 80111  
Tel: (303) 740-1017  
TWX: 910-935-0787

### CONNECTICUT

Arrow Electronics, Inc.  
12 Beaumont Road  
Wallingford 06492  
Tel: (203) 265-7741  
TWX: 710-476-0162

Hamilton/Avnet Electronics  
Commerce Industrial Park  
Commerce Drive  
Danbury 06810  
Tel: (203) 737-2800  
TWX: 710-456-9974

Pioneer Northeast Electronics  
112 Main Street  
Norwalk 06851  
Tel: (203) 853-1515  
TWX: 710-468-3373

### FLORIDA

Arrow Electronics, Inc.  
350 Fairway Drive  
Deerfield Beach 33441  
Tel: (305) 429-8200  
TWX: 510-955-9456

Arrow Electronics, Inc.  
1001 N.W. 62nd Street  
Suite 108  
Fl. Lauderdale 33309  
Tel: (305) 776-7790  
TWX: 510-955-9456

Arrow Electronics, Inc.  
50 Woodlake Drive W., Bldg. B  
Palm Bay 32905  
Tel: (305) 725-1480  
TWX: 510-959-6337

Hamilton/Avnet Electronics  
8801 N.W. 15th Way  
Fl. Lauderdale 33309  
Tel: (305) 971-2900  
TWX: 510-956-3097

Hamilton/Avnet Electronics  
3197 Tech. Drive North  
St. Petersburg 33702  
Tel: (813) 576-3930  
TWX: 810-863-0374

Hamilton/Avnet Electronics  
5847 Canyon Boulevard  
Winterpark 32792  
Tel: (305) 828-3888  
TWX: 810-853-0322

Pioneer Electronics  
221 N. Lake Boulevard  
Suite 412  
Alta Monte Springs 32701  
Tel: (305) 834-9090  
TWX: 810-853-0284

Pioneer Electronics  
674 S. Military Trail  
Deerfield Beach 33442  
Tel: (305) 428-8877  
TWX: 510-955-9653

### GEORGIA

Arrow Electronics, Inc.  
3155 Northwoods Parkway, Suite A  
Norcross 30071  
Tel: (404) 449-8252  
TWX: 810-766-0439

Hamilton/Avnet Electronics  
5825 D. Peachtree Corners  
Norcross 30092  
Tel: (404) 447-7500  
TWX: 910-766-0432

Pioneer Electronics  
58365 Peachtree Corners E  
Norcross 30092  
Tel: (404) 448-1711  
TWX: 810-766-4515

### ILLINOIS

Arrow Electronics, Inc.  
2000 E. Algonquin Street  
Schaumburg 60195  
Tel: (312) 397-3440  
TWX: 910-231-2544

Hamilton/Avnet Electronics  
1130 Thorndale Avenue  
Bensenville 60016  
Tel: (312) 860-7780  
TWX: 910-227-0060

Pioneer Electronics  
1551 Carmen Drive  
Elk Grove Village 60007  
Tel: (312) 437-9680  
TWX: 910-222-1834

### INDIANA

Arrow Electronics, Inc.  
2495 Directors Row, Suite H  
Indianapolis 46241  
(317) 243-9353  
TWX: 810-341-3119

Hamilton/Avnet Electronics  
485 Grady Drive  
Carmel 46032  
Tel: (317) 844-9333  
TWX: 810-260-3966

Pioneer Electronics  
6408 Casselplace Drive  
Indianapolis 46250  
Tel: (317) 849-7300  
TWX: 810-260-1794

### KANSAS

Hamilton/Avnet Electronics  
9219 Quivera Road  
Overland Park 66215  
Tel: (913) 888-8900  
TWX: 910-743-0005

### KENTUCKY

Hamilton/Avnet Electronics  
1051 D. Newton Park  
Lexington 40511

### MARYLAND

Arrow Electronics, Inc.  
8300 Gullford Road #H  
Rivers Center  
Columbia 21046  
Tel: (301) 995-0003  
TWX: 710-236-9005

Hamilton/Avnet Electronics  
6822 Oak Hill Lane  
Columbia 21045  
Tel: (301) 995-3500  
TWX: 710-862-1861

Mesa Technology Corporation  
16021 Industrial Drive  
Gaithersburg 20877  
Tel: (301) 948-4350  
TWX: 710-828-9702

Pioneer Electronics  
9100 Gaither Road  
Gaithersburg 20877  
Tel: (301) 948-0710  
TWX: 710-828-0545

### MASSACHUSETTS

Arrow Electronics, Inc.  
1 Arrow Drive  
Woburn 01801  
Tel: (617) 933-8130  
TWX: 710-593-6770

Hamilton/Avnet Electronics  
100 Centennial Drive  
Peabody 01960  
Tel: (617) 532-3701  
TWX: 710-593-0382

Pioneer Northeast Electronics  
44 Harvard Avenue  
Lexington 02173  
Tel: (617) 863-1200  
TWX: 710-626-6617

### MICHIGAN

Arrow Electronics, Inc.  
755 Phoenix Drive  
Ann Arbor 48104  
Tel: (313) 971-8220  
TWX: 810-223-6020

Hamilton/Avnet Electronics  
3487 Schoolcraft Road  
Livonia 48150  
Tel: (313) 522-4700  
TWX: 810-242-8775

Hamilton/Avnet Electronics  
2215 29th Street S.E.  
Space A5  
Grand Rapids 49508  
Tel: (616) 243-8805  
TWX: 810-273-6921

Pioneer Electronics  
15485 Stamford  
Livonia 48150  
Tel: (313) 525-1800  
TWX: 810-242-3271

### MINNESOTA

Arrow Electronics, Inc.  
5230 W. 73rd Street  
Edina 55435  
Tel: (612) 830-1800  
TWX: 910-576-3125

Hamilton/Avnet Electronics  
0300 Bren Road East  
Minnetonka 55343  
Tel: (612) 932-0600  
TWX: (910) 576-2720

Pioneer Electronics  
10203 Bren Road East  
Minnetonka 55343  
Tel: (612) 935-5444  
TWX: 910-576-2738

### MISSOURI

Arrow Electronics, Inc.  
2380 Schuette  
St. Louis 63141  
Tel: (314) 567-6888  
TWX: 910-764-0892



## DOMESTIC DISTRIBUTORS

### MISSOURI (Cont'd)

†Hamilton/Avnet Electronics  
13743 Shoreline Court  
Earth City 63045  
Tel: (314) 344-1200  
TWX: 910-762-0684

### NEW HAMPSHIRE

†Arrow Electronics, Inc.  
3 Perimeter Road  
Manchester 03103  
Tel: (603) 666-6968  
TWX: 710-220-1684

Hamilton/Avnet Electronics  
444 E. Industrial Drive  
Manchester 03104  
Tel: (603) 624-9400

### NEW JERSEY

†Arrow Electronics, Inc.  
6000 Lincoln East  
Marlton 08053  
Tel: (609) 596-8000  
TWX: 710-897-0829

†Arrow Electronics, Inc.  
2 Industrial Road  
Fairfield 07006  
Tel: (201) 575-5300  
TWX: 710-999-2206

†Hamilton/Avnet Electronics  
1 Keystone Avenue  
Bldg. 36  
Cherry Hill 08003  
Tel: (609) 424-0110  
TWX: 710-940-0262

†Hamilton/Avnet Electronics  
10 Industrial  
Fairfield 07006  
Tel: (201) 575-3390  
TWX: 710-734-3388

†Pioneer Northeast Electronics  
45 Route 46  
Pinetbrook 07058  
Tel: (201) 575-3510  
TWX: 710-734-4382

†MTI Systems Sales  
383 Route 46 W  
Fairfield 07006  
Tel: (201) 227-5552

### NEW MEXICO

Alliance Electronics Inc.  
10330 Cochiti S.E.  
Albuquerque 87123  
Tel: (505) 292-3360  
TWX: 910-989-1151

Hamilton/Avnet Electronics  
2524 Baylor Drive S.E.  
Albuquerque 87106  
Tel: (505) 765-1500  
TWX: 910-989-0614

### NEW YORK

†Arrow Electronics, Inc.  
25 Hub Drive  
Melville 11747  
Tel: (516) 694-6900  
TWX: 510-224-6126

†Arrow Electronics, Inc.  
3375 Brighton-Herrietta Townline Road  
Rochester 14623  
Tel: (716) 427-0300  
TWX: 510-253-4766

Arrow Electronics, Inc.  
7705 Mallage Drive  
Liverpool 13088  
Tel: (315) 652-1000  
TWX: 710-545-0230

Arrow Electronics, Inc.  
20 Oser Avenue  
Hauppauge 11768  
Tel: (516) 231-1000  
TWX: 510-227-6623

Hamilton/Avnet Electronics  
333 Metro Park  
Rochester 14623  
Tel: (716) 475-9130  
TWX: 510-253-5470

Hamilton/Avnet Electronics  
103 Twin Oaks Drive  
Syracuse 13206  
Tel: (315) 437-2641  
TWX: 710-541-1560

†Hamilton/Avnet Electronics  
853 Motor Parkway  
Hauppauge 11798  
Tel: (516) 231-9900  
TWX: 510-224-6166

### NEW YORK (Cont'd)

†MTI Systems Sales  
38 Harbor Park Drive  
P.O. Box 271  
Fort Washington 11050  
Tel: (516) 621-6200  
TWX: 510-223-0846

†Pioneer Northeast Electronics  
1806 Vestal Parkway East  
Vestal 13850  
Tel: (607) 748-8211  
TWX: 510-252-0693

†Pioneer Northeast Electronics  
60 Crossway Park West  
Woodbury, Long Island 11797  
Tel: (516) 921-8700  
TWX: 510-221-2184

†Pioneer Northeast Electronics  
840 Fairport Park  
Fairport 14450  
Tel: (716) 381-7070  
TWX: 510-253-7001

### NORTH CAROLINA

Arrow Electronics, Inc.  
5240 Greendairy Road  
Raleigh 27604  
Tel: (919) 876-3132  
TWX: 510-928-1856

†Hamilton/Avnet Electronics  
3510 Spring Forest Drive  
Raleigh 27604  
Tel: (919) 878-0819  
TWX: 510-928-1836

†Pioneer Electronics  
8901 A-Southern Pine Boulevard  
Charlotte 28210  
Tel: (704) 524-8188  
TWX: 910-621-0366

### OHIO

Arrow Electronics, Inc.  
7620 McEwen Road  
Centerville 45459  
Tel: (513) 435-5563  
TWX: 910-459-1611

†Arrow Electronics, Inc.  
6238 Cochran Road  
Solon 44139  
Tel: (216) 248-3990  
TWX: 910-427-9409

†Hamilton/Avnet Electronics  
854 Senate Drive  
Dayton 45459  
Tel: (513) 433-0610  
TWX: 910-450-2531

†Hamilton/Avnet Electronics  
4583 Emery Industrial Parkway  
Warrensville Heights 44128  
Tel: (216) 831-3500  
TWX: 910-427-9452

†Pioneer Electronics  
4433 Interpoint Boulevard  
Dayton 45424  
Tel: (513) 226-9900  
TWX: 910-459-1622

†Pioneer Electronics  
4800 E. 131st Street  
Cleveland 44106  
Tel: (216) 587-3600  
TWX: 910-422-2211

### OKLAHOMA

Arrow Electronics, Inc.  
4719 S. Memorial Drive  
Tulsa 74145  
Tel: (918) 865-7700

### OREGON

†Almac Electronics Corporation  
1865 N.W. 169th Place  
Beaverton 97006  
Tel: (503) 629-8090  
TWX: 910-467-8746

†Hamilton/Avnet Electronics  
6924 S.W. Jean Road  
Bldg. C, Suite 10  
Lake Oswego 97034  
Tel: (503) 835-7848  
TWX: 910-455-8179

Wyle Distribution Group  
5250 N.E. Elam Young Parkway  
Suite 600  
Hillsboro 97124  
Tel: (503) 640-6000  
TWX: 910-460-2203

### PENNSYLVANIA

†Arrow Electronics, Inc.  
650 Seco Road  
Monroeville 15146  
Tel: (412) 856-7000

†Pioneer Electronics  
259 Kappa Drive  
Pittsburgh 15238  
Tel: (412) 782-2300  
TWX: 710-795-3122

†Pioneer Electronics  
261 Gibraltar Road  
Horsham 19044  
Tel: (215) 674-4000  
TWX: 510-665-6778

### TEXAS

†Arrow Electronics, Inc.  
3220 Commander Drive  
Carrollton 75006  
Tel: (214) 380-6464  
TWX: 910-860-5377

†Arrow Electronics, Inc.  
10899 Kinghurst  
Suite 100  
Houston 77099  
Tel: (713) 530-4700  
TWX: 910-860-4439

†Arrow Electronics, Inc.  
10125 Metropolitan  
Austin 78758  
Tel: (512) 835-4180  
TWX: 910-874-1348

†Hamilton/Avnet Electronics  
2401 Rutland  
Austin 78757  
Tel: (512) 637-8911  
TWX: 910-874-1319

†Hamilton/Avnet Electronics  
2111 W. Walnut Hill Lane  
Irving 75062  
Tel: (214) 659-4100  
TWX: 910-860-9929

†Hamilton/Avnet Electronics  
8750 West Park  
Houston 77063  
Tel: (713) 780-1771  
TWX: 910-861-5523

†Pioneer Electronics  
3901 Burnett Road  
Austin 78758  
Tel: (512) 635-4000  
TWX: 910-874-1323

†Pioneer Electronics  
13710 Omega Road  
Dallas 75234  
Tel: (214) 638-7300  
TWX: 910-850-5563

†Pioneer Electronics  
5853 Point West Drive  
Houston 77036  
Tel: (713) 986-5555  
TWX: 910-881-1606

### UTAH

†Hamilton/Avnet Electronics  
1585 West 2100 South  
Salt Lake City 84119  
Tel: (801) 972-2800  
TWX: 910-925-4018

Wyle Distribution Group  
1959 South 4130 West, Unit B  
Salt Lake City 84104  
Tel: (801) 974-9953

### WASHINGTON

†Almac Electronics Corporation  
14360 S.E. Eastgate Way  
Bellevue 98007  
Tel: (206) 643-9992  
TWX: 910-444-2067

†Arrow Electronics, Inc.  
14320 N.E. 21st Street  
Bellevue 98007  
Tel: (206) 843-4800  
TWX: 910-444-2017

†Hamilton/Avnet Electronics  
14212 N.E. 21st Street  
Bellevue 98005  
Tel: (206) 453-5874  
TWX: 910-443-2469

### WISCONSIN

†Arrow Electronics, Inc.  
430 W. Rausson Avenue  
Oakcreek 53154  
Tel: (414) 764-6600  
TWX: 910-262-1193

### WISCONSIN (Cont'd)

†Hamilton/Avnet Electronics  
2975 Moorland Road  
New Berlin 53151  
Tel: (414) 784-4510  
TWX: 910-262-1182

### CANADA

#### ALBERTA

†Hamilton/Avnet Electronics  
2616 21st Street N.E.  
Calgary T2E 6Z2  
Tel: (403) 230-3586  
TWX: 03-927-642

Zenitronics  
Bay No. 1  
3300 14th Avenue N.E.  
Calgary T2A 5J4  
Tel: (403) 272-1021

#### BRITISH COLUMBIA

†Hamilton/Avnet Electronics  
105-2550 Boudry Road  
Burnalway V5M 3Z3  
Tel: (604) 272-4242

Zenitronics  
108-11400 Bridgeport Road  
Richmond V6X 1T2  
Tel: (604) 273-5575  
TWX: 04-5077-89

#### MANITOBA

Zenitronics  
590 Berry Street  
Winnipeg R3M 0S1  
Tel: (204) 775-8661

#### ONTARIO

†Arrow Electronics, Inc.  
24 Marlin Ross Avenue  
Downsview M3J 2K9  
Tel: (416) 661-0220  
TELEX: 06-218219

†Arrow Electronics, Inc.  
148 Colonnade Road  
Nepean K2E 7J5  
Tel: (613) 226-6903

†Hamilton/Avnet Electronics  
6845 Rexwood Road  
Units G & H  
Mississauga L4V 1P2  
Tel: (416) 677-7432  
TWX: 610-492-8867

†Hamilton/Avnet Electronics  
210 Colonnade Road South  
Nepean K2E 7L5  
Tel: (613) 226-1700  
TWX: 05-349-71

†Zenitronics  
8 Tibury Court  
Brampton L6T 3T4  
Tel: (416) 451-9600  
TWX: 06-976-78

Zenitronics  
584/10 Weber Street North  
Waterloo N2L 5C6  
Tel: (519) 884-5700

Zenitronics  
155 Colonnade Road  
Unit 17  
Nepean K2E 7K1  
Tel: (613) 226-8840  
TWX: 06-976-78

#### QUEBEC

†Arrow Electronics Inc.  
4050 Jean Talon Ouest  
Montreal H4P 1W1  
Tel: (514) 735-5511  
TELEX: 05-25396

†Arrow Electronics, Inc.  
909 Charest Blvd.  
Quebec B1N 2E9  
Tel: (418) 687-4231  
TLX: 05-13388

†Hamilton/Avnet Electronics  
2795 Rue Halpern  
St. Laurent H4S 1P8  
Tel: (514) 335-1000  
TWX: 610-421-3731

Zenitronics  
505 Locke Street  
St. Laurent H4T 1K7  
Tel: (514) 735-5361  
TWX: 05-827-535



## EUROPEAN SALES OFFICES

### BELGIUM

Intel Corporation S.A.  
Parc Sery  
Rue du Moulin a Papier 51  
Boite 1  
B-1160 Brussels  
Tel: (02)661 07 11  
TELEX: 24914

### DENMARK

Intel Denmark A/S\*  
Gjøltovej 61 - 3rd Floor  
DK-2400 Copenhagen  
Tel: (01) 19 80 33  
TELEX: 19567

### FINLAND

Intel Finland OY  
Ruusulantie 2  
000390 Helsinki  
Tel: (0) 544 644  
TELEX: 123 332

### FRANCE

Intel Paris  
1, Rue Edison, BP 303  
78054 Saint-Quentin en Yvelines  
Tel: (03) 1 30 64 60 00  
TELEX: 69901677

### FRANCE (Cont'd)

Intel Corporation, S.A.R.L.  
Immeuble BBC  
4, Quai des Etoiles  
69005 Lyon  
Tel: (7) 842 40 89  
TELEX: 305153

### WEST GERMANY

Intel Semiconductor GmbH\*  
Seidstrasse 27  
D-8000 München 2  
Tel: (89) 53891  
TELEX: 05-23177 INTL D

Intel Semiconductor GmbH\*  
Manzerstrasse 75  
D-6200 Wiesbaden 1  
Tel: (6121) 70 08 74  
TELEX: 04168183 INTW D

Intel Semiconductor GmbH  
Bruckstrasse 61  
7012 Feilbach  
Stuttgart  
Tel: (71) 58 00 82  
TELEX: 7254826 INTS D

Intel Semiconductor GmbH\*  
Hohenzollernstrasse 5\*  
3000 Hannover 1  
Tel: (51) 34 40 81  
TELEX: 923625 INTX D

### ISRAEL

Intel Semiconductors Ltd.\*  
Aldim Industrial Park  
Neve Sharet  
Dvora Hanevia  
Bldg. No. 13, 4th Floor  
P.O. Box 43202  
Tel Aviv 61430  
Tel: 3-491099/8  
Telex: 371215

### ITALY

Intel Corporation Italia Spa\*  
Milanofori, Palazzo E  
20094 Assago (Milano)  
Tel: (02) 824 40 71  
TELEX: 315183 INTMIL

### NETHERLANDS

Intel Semiconductor Nederland B.V.\*  
Alexanderpoort Building  
Marlon Meeuwag 93  
3068 Rotterdam  
Tel: (10) 21 23 77  
TELEX: 22283

### NORWAY

Intel Norway A/S  
P.O. Box 92  
Hvamscen 4  
N-2013  
Skjetten  
Tel: (2) 742 420  
TELEX: 18018

### SPAIN

Intel Iberia  
Calle Zurbaran  
28-1120DA  
28010 Madrid  
Tel: (34) 1410 40 04  
TELEX: 46880

### SWEDEN

Intel Sweden A.B.\*  
Dålvagen 24  
S-171 36 Söna  
Tel: 8/7340100  
TELEX: 12261

### SWITZERLAND

Intel Semiconductor A.G.\*  
Talackerstrasse 17  
8152 Glattbrugg postfach  
CH-8065 Zürich  
Tel: (01) 829 29 77  
TELEX: 57989 ICH CH

### UNITED KINGDOM

Intel Corporation (U.K.) Ltd.\*  
Pipers Way  
Swinton, Wiltshire SN3 1RJ  
Tel: (793) 696 000  
TELEX: 444447 INT SWN

\*Field Application Location

## EUROPEAN DISTRIBUTORS/REPRESENTATIVES

### AUSTRIA

Bacher Elektronische Gerate GmbH  
Rotenmuhlgasse 26  
A 1120 Wien  
Tel: (222) 83 56 46  
TELEX: 11532 BASAT A  
W. Moor GmbH  
Storchengasse 1/1/1  
A-1150 Wien  
Tel: 222-85 86 46

### BELGIUM

Ineco Belgium S.A.  
Ave des Croix de Guerre 94  
B1120 Brussels  
Tel: (021) 216 01 60  
TELEX: 25441

### DENMARK

ITT MultiKomponent A/S  
Naverland 29  
DK-2600 Glostrup  
Tel: (02) 45 66 45  
TX: 33555

### FINLAND

Oy Fintronic AB  
Mäkilankatu 24 A  
SF-00210 Helsinki 21  
Tel: (0) 692 60 22  
TELEX: 124 224 Fira SF

### FRANCE

Generim  
Z.I. de Courtaubneuf  
Avenue de la Ballique  
F-91943 Les Ulis Cedex-B.P.88  
Tel: (1) 907 78 78  
TELEX: 691700

Jermyn S.A.  
16, Avenue de Jean-Jaures  
F-94600 Choisy-Le-Roi  
Tel: (1) 853 12 00  
TELEX: 260 967

Metrologie  
La Tour d'Asnieres  
4, Avenue Laurent Cely  
F-92606-Asnieres  
Tel: (1) 790 62 40  
TELEX: 611-448

### FRANCE (Cont'd)

Tekelec Airtronix  
Cie des Bruyeres  
Rue Carle Verneil B.P. 2  
F-92310 Sevres  
Tel: (1) 534 75 35  
TELEX: 204552

### WEST GERMANY

Computer 2000  
Garmischer Strasse 4-6  
D-8000 München 2  
Tel: (089) 519-96-0  
TELEX: 5214562

Electronic 2000 Vertriebs A.G.  
Stahlguberring 12  
D-8000 Munich 82  
Tel: (89) 42 00 10  
TELEX: 522561 EEC D

Jermyn GmbH  
Postfach 11 80  
Schulstrasse 84  
D-6277 Bad Camberg  
Tel: (06434) 231  
TELEX: 484426 JERM D

CES Computer Electronics Systems  
GmbH  
Gutenbergstrasse 4  
Gutenbergsiedlung  
Tel: (04193) 4026  
TELEX: 2180260

Metrologie GmbH  
Hansastrasse 15  
D-8000 Munich 21  
Tel: (89) 57 30 84  
TELEX: 529189

Proelectron Vertriebs GmbH  
Max Planck Strasse 1-3  
D-6072 Dreieich  
Tel: (6103) 35564  
TELEX: 417983

### IRELAND

Micro Marketing  
Gienagery Office Park  
Gienagery  
Co. Dublin  
Tel: (1) 85 62 88  
TELEX: 31584

### ISRAEL

Electronics Ltd.  
11 Pizanis Street  
P.O. Box 39300  
Tel Aviv 61990  
Tel: (3) 47 51 51  
TELEX: 33638

### ITALY

Electra 3S S.P.A.  
Viale Elvezia, 18  
I 20154 Milano  
Tel: (2) 34 97 51  
TELEX: 33232

Intesi  
Milanofori, Pal. E/5  
I-20090 Assago  
Milano  
Tel: (2) 82470  
TELEX: 311351

### NETHERLANDS

Koning & Hartman  
Koperveert 30  
P.O. Box 43220  
2544 EN's Gravenhage  
Tel: 31 (70) 210.101  
TELEX: 31528

### NORWAY

Nordisk Elektronic (Norge) A/S  
Postoffice Box 122  
1364 Hvalstad  
Tel: (2) 846 210  
TELEX: 17546

### PORTUGAL

Ditram  
Componentes E Electronica LDA  
Av. Miguel Bombarda, 133  
P-1000 Lisboa  
Tel: (09) 545 313  
TELEX: 14182 BrieKS-P

### SPAIN

ITT SESA  
Miguel Angel 21, 6 Piso  
Madrid 10  
Tel: (34) 14 1954 00  
TELEX: 27461

Diode Espana  
Avenida De Brasil 5  
28020 Madrid  
Tel: 455 36 86  
TELEX: 42148

### SWEDEN

Nordisk Elektronik AB  
Huvudstagan 1  
Box 1409  
S-171 36 Söna  
Tel: (9) 734 97 70  
TELEX: 10547

### SWITZERLAND

Industrade A.G.  
Heristrasse 31  
CH-8304 Wetzstetten  
Tel: (01) 830 50 40  
TELEX: 56789 INDEL CH

### UNITED KINGDOM

Bytech Ltd.  
Unit 57  
London Road  
Early, Reading  
Berkshire RJ 12 1W  
Tel: (0734) 61001  
TELEX: 848215

Comway Microsystems Ltd.  
Market Street  
Bracknell  
Berkshire RJ 12 1QP  
Tel: (344) 55333  
TELEX: 847201

Jermyn Industries Vestry Estate  
Oxford Road  
Seven Oaks  
Kent TN 14 5EU  
Tel: (0732) 450144  
TELEX: 95142

### M.E.D.L.

East Lane Road  
North Wembley  
Middlesex HA3 7PP  
Tel: (190) 49307  
TELEX: 28817

Rapid Recall, Ltd.  
Rapid House/Denmark St  
High Wycombe  
Bucks HP11 2ER  
Tel: (494) 26 271  
TELEX: 837931

### YUGOSLAVIA

H. R. Microelectronics Enterprises  
P.O. Box 5604  
San Jose, California 95150  
Tel: 408/978-9000  
TELEX: 278-559



## INTERNATIONAL SALES OFFICES

### AUSTRALIA

Intel Australia Pty. Ltd.\*  
(Mailing Address)  
P.O. Box 571  
North Sydney NSW, 2060  
  
(Shipping Address)  
Spectrum Building  
200 Pacific Highway  
Level 6  
Crows Nest, NSW, 2065  
Tel: 011-61-2-957-2744  
TELEX: 790-20097  
FAX: 011-61-2-957-2744

### CHINA

Intel PRC Corporation  
15/F Office 1, Citic Bldg.  
Jian Guo Men Wai Avenue  
Beijing, PRC

### HONG KONG

Intel Semiconductor Ltd.\*  
1701-3 Connaught Centre  
1 Connaught Road  
Tel: 011-852-5-215-311  
TWX: 60410 ITHK

### JAPAN

Intel Japan K.K.  
5-8 Tokodai, Toyosato-machi  
Tsukuba-gun, Ibaraki-ken 300-26  
Tel: 029747-8511  
TELEX: 03656-160

Intel Japan K.K.\*  
Komeshin Bldg.  
2-1-15 Naka-machi  
Atsugi, Kanagawa 243  
Tel: 0462-23-3511

Intel Japan K.K.\*  
Daichi Mitsugi Bldg.  
1-8989 Fuchu-cho  
Fuchu-shi, Tokyo 183  
Tel: 0423-60-7871

Intel Japan K.K.\*  
Bldg. Kumagaya  
2-69 Hon-cho  
Kumagaya, Saitama 360  
Tel: 0485-24-6871

Intel Japan K.K.\*  
Ryokuchi-Station Bldg.  
2-4-1 Terauchi  
Toyonaka, Osaka 560  
Tel: 06-863-1091

### JAPAN (Cont'd)

Intel Japan K.K.  
Shimmaru Bldg.  
1-5-1 Marunouchi  
Chiyoda-ku, Tokyo 100  
Tel: 03-201-3621

Intel Japan K.K.\*  
Flower-Hill Shin-machi East Bldg.  
1-23-9 Shinmachi  
Setagaya-ku, Tokyo 154  
Tel: 03-426-2231

Intel Japan K.K.\*  
Mitsui-Seimei Musashi-Kosugi Bldg.  
915-20 Shinmura, Nakatara-ku  
Kawasaki-Shi, Kanagawa 211  
Tel: 044-733-7011

Intel Japan K.K.  
Mishima Tokyo-Kaijo Bldg.  
1-1 Shibahon-cho  
Mishima-shi  
Shizuoka-ken 411  
Tel: 0559-72-4121

### KOREA

Intel Semiconductor Asia Ltd.  
Singsong Bldg. 8th Floor #906  
25-4 Yodo-Dong, Youngdeungpo-Ku  
Seoul 150  
Tel: 011-82-2-784-8186 or 8286  
TELEX: K29312 INTELKO

### SINGAPORE

Intel Semiconductor Ltd.  
101 Thomson Road  
21-06 Goodhill Square  
Singapore 1130  
Tel: 011-65-250-7811  
TWX: RS 39921

### TAIWAN

Intel Semiconductor Ltd.  
Rm. 808, Min Chi Bldg.  
746 Min Sheng East Road  
Taipei

\*Field Application Location

## INTERNATIONAL DISTRIBUTORS/REPRESENTATIVES

### ARGENTINA

VLC S.R.L. Bartolome Mitre 1711  
3 Piso  
1037 Buenos Aires  
Tel: 011-54-1-49-2092  
TELEX: 17575 EDARG-AR

Agent:  
SOMEX International Corporation  
15 Park Row, Room #1730  
New York, New York 10038  
Tel: (212) 406-3052

### AUSTRALIA

Total Electronics  
(Mailing Address)  
Private Bag 250  
Burwood, Victoria 3125

(Shipping Address)  
9 Parker Street  
Burwood  
Victoria 3125  
Tel: 011-61-3-288-4044  
TELEX: AA 31261

Total Electronics  
P.O. Box 139  
Artamon, N.S.W. 2064  
Tel: 011-61-02-438-1855  
TELEX: 26297

### BRAZIL

Elebra Microelectronica S/A  
R. Florida, 1821-8 and/or  
04571 - Sao Paulo/SP  
Tel: 011-55-11-523-9977  
TELEX: 1125957

### CHILE

DIN  
(Mailing Address)  
Av. VIC. Mackenna 204  
Casilla 6065  
Santiago  
Tel: 011-56-2-277-564  
TELEX: 352-0003

(Shipping Address)  
A102 Greenville Center  
3801 Kennett Pike  
Wilmington, Delaware 19807

### CHINA

Novel Precision Machinery Co., Ltd.  
Flat D 20, Kingsford Ind. Bldg.  
Phase 1, 25 Kwai Hei Street NT  
Hong Kong  
Tel: 011-852-5-232322  
TWX: 39114 JINMI HK

### CHINA (Cont'd)

Schmidt & Co. Ltd.  
18/F, Great Eagle Centre  
Wanchai  
Hong Kong  
Tel: 011-852-5-822-0222  
TWX: 74766 SCHMC HK

### HONG KONG

Schmidt & Co. Ltd.  
18/F, Great Eagle Centre  
Wanchai  
Tel: 011-852-5-822-0222  
TWX: 74766 SCHMC HK

### INDIA

Micron Devices  
65 Arun Complex  
D V G Road  
Basavan Gudi,  
Bangalore 560 004  
Tel: 011 91-812-600-631  
TELEX: 011-5947 MDEV

Micron Devices  
104/109C Nirmal Industrial Estate  
Sion (E)  
Bombay 400 022  
Tel: 011-91-22-48-61-70  
TELEX: 011-71447 MDEV IN

### Micron Devices

R-894 New Rajinder Nagar  
New Delhi 110 060  
Ramiak International, Inc. (Agent)  
465 S. Mathilda Avenue  
Suite 302  
Sunnyvale, CA 94086  
Tel: (408) 733-8767

S & S Corporation  
P.O. Box 20160  
San Jose 95160-0160

### JAPAN

Asahi Electronics Co. Ltd.  
KMM Bldg. Room 407  
2-14-1 Asano, Kokurakita-Ku  
Kitakyushu City 802  
Tel: (093) 511-6471  
TELEX: ASCOY 7126-16

C. Itoh Micronics Corp.  
OS 85 Bldg. 2-6-6 Suda-cho  
Kanda Chiyoda-Ku, Tokyo 101  
Tel: (03) 256-2211  
TELEX: (03) 252-3774

### JAPAN (Cont'd)

Ryoyo Electric Corporation  
Shuwa Sakurabashi Bldg.  
4-5-4 Hatchobori  
Chuo-ku, Tokyo 104  
Tel: (03) 555-4811

Tokyo Electron Ltd.  
Shinjuku Nomura Bldg.  
1-26-2 Nishi-Shinjuku  
Shinjuku-Ku, Tokyo 160  
Tel: (03) 343-4411  
TELEX: 232-2220 LABTEL

### KOREA

J-TEK Corporation  
2nd Floor, Government Pension Bldg.  
24-3 Yodo-Dong  
Youngdeungpo-Ku  
Seoul 150  
Tel: 011-82-2-782-8039  
TELEX: KODIGI K25299

Koram Digital USA (Agent)  
14066 East Firestone Boulevard  
Santa Fe Springs, CA 90670  
Tel: (714) 759-2204  
TELEX: 194715 KORAM DIGIT LSA

Samsung  
23rd Fl. Dong Bang Bldg.  
1502-KA Teapyeong-RU  
Chung-Ku  
Seoul  
Tel: 777-78  
TELEX 27970 KORSST K

Tristar Semiconductor (Agent)  
5150 Great America Parkway  
Santa Clara, CA 95050  
(408) 980-1630

### MEXICO

DICOPTEL S.A.  
Tschili 566 Fracc. Ind. San Antonio  
Azcapotzalco  
C.P. 02760, Mexico, D.F.  
Tel: 501525510211  
TELEX: 1773790 DICOME

### NEW ZEALAND

Northrup Instruments & Systems Ltd.  
459 Kyber Pass Road  
P.O. Box 9464, Newmarket  
Auckland  
Tel: 011-64-9-501-219, 501-801, 587-037  
TELEX: NZ21570 THERMAL

Northrup Instruments & Systems Ltd.  
P.O. Box 2406  
Wellington 85658  
TELEX: NZ3380

### PAKISTAN

Computer Applications Ltd.  
7D Gizri Boulevard  
Defence  
Karachi-46  
Tel: 011-92-21-530-306  
TELEX: 24434 GAFAR PK

Horizon Training Co., Inc. (Agent)  
1 Lafayette Center  
1120 20th Street N.W.  
Suite 530  
Washington, D.C. 20036  
Tel: (202) 897-1900  
TWX: 248890 HORN

### SINGAPORE

General Engineers Corporation Pty. Ltd.  
203 Henderson Road  
1102 Henderson Industrial Park 0315  
Tel: 011065-271-3163  
TELEX: RS23987 GENERCO

### SOUTH AFRICA

Electronic Building Elements, Pty. Ltd.  
(Mailing Address)  
P.O. Box 4609  
Pretoria 0001  
Tel: 011-27-12-469921  
TELEX: 3-22786 SA  
  
(Shipping Address)  
Pine Square, 18th Street  
Hazelwood Pretoria

### TAIWAN

Mitac Corporation  
No. 585 Ming Sheng E. Road  
Taipei  
Tel: 011-86-2-501-8231  
TELEX: 11942 TAIAUTO

Mectel International, Inc. (Agent)  
3385 Viso Court  
Santa Clara, CA 95050  
Tel: (408) 988-4513  
TWX: 910-338-2201  
FAX: 408-980-9742

### YUGOSLAVIA

H. R. Microelectronics Enterprises  
P.O. Box 5604  
San Jose, California 95150  
Tel: (408) 978-8000  
TELEX: 278-559

\*Field Application Location



#### UNITED STATES

Intel Corporation  
3065 Bowers Avenue  
Santa Clara, CA 95051

#### JAPAN

Intel Japan K.K.  
5-6 Tokodai Toyosato-machi  
Tsukuba-gun, Ibaraki-ken 300-26  
Japan

#### FRANCE

Intel Paris  
1 Rue Edison, BP 303  
78054 Saint-Quentin en Yvelines  
France

#### UNITED KINGDOM

Intel Corporation (U.K.) Ltd.  
Piper's Way  
Swindon  
Wiltshire, England SN3 1RJ

#### WEST GERMANY

Intel Semiconductor GmbH  
Seidlstrasse 27  
D-8000 Munchen 2  
West Germany